Substrate for mounting semiconductor chip, mounting...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S780000, C257SE21503

Reexamination Certificate

active

10950400

ABSTRACT:
A substrate for mounting a semiconductor chip is formed as a multilayer substrate by alternately laminating insulation layers and wiring layers. Wires of the wiring layers are electrically connected through a via-hole for interlayer continuity. A through-hole provided through the insulation layer of the outermost surface layer is formed. A bump is inserted in the through-hole to a bump allocating position of the semiconductor chip to be mounted in the insulation layer of the outermost surface layer. A portion of the wire in the wiring layer of the outermost surface layer is projected to the internal side of through-hole at the aperture of the through-hole.

REFERENCES:
patent: 5980270 (1999-11-01), Fjelstad et al.
patent: 6285562 (2001-09-01), Zakel et al.
patent: 6492737 (2002-12-01), Imasu et al.
patent: 6759268 (2004-07-01), Akagawa
patent: A-2000-91382 (2000-03-01), None
patent: A-2003-179098 (2003-06-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Substrate for mounting semiconductor chip, mounting... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Substrate for mounting semiconductor chip, mounting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate for mounting semiconductor chip, mounting... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3807251

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.