Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-03-29
2004-04-13
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06721927
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to semiconductor memory circuits and, more particularly, to a semiconductor memory circuit having high performance and low power characteristics.
2. Description of the Related Art
Conventional semiconductor memory circuits, such as ROM (read-only memory) circuits often make a trade-off between two separate architectures; one architecture for high performance characteristics, and the other architecture specific to low power consumption characteristics.
However, conventional devices and methods do not provide both architectures (high performance and low power) that are seamlessly interchangeable within a chip design. For example, in order to reduce the power consumption of a given chip design, a low-power ROM array may be substituted in place of a faster, high-power ROM array (represented as a second macro). In conventional structures, whenever such an architecture change is needed for a macro, the footprint between the two different macros (high power/low power) is often different. The “footprint” is the surface area size of the macro within the circuit.
Even if the footprint is the same, the different macros will have very different timing characteristics. While the higher-power ROM array macro is designed to operate at a higher speed than the lower-power ROM array, there are additional timing differences between the two macros that are referred to as timing characteristics. Timing characteristics are different than the processing speed of the macro. Such timing characteristics relate to the type and number of inputs and outputs, as well as how the inputs and outputs sequence during any particular function. Even if the footprint and timing characteristics are the same, the different macros will have different devices and wiring internal to the macro.
Thus, there remains a need for a new and improved ROM device and method that provides high-power and low-power macros that are seamlessly interchangeable in a chip design. The invention described below provides such a method/structure.
BRIEF SUMMARY OF THE INVENTION
In view of the foregoing and other problems, disadvantages, and drawbacks of the conventional ROM devices, the present invention has been devised, and it is an object of the present invention to provide a structure and method for a ROM designed for selection between a memory device having high speed or a memory device requiring low operating power.
In order to attain the objects suggested above, there is provided, according to one aspect of the invention, a method of designing an integrated circuit chip. The method includes preparing a first macro to have a first power consumption rate, preparing a second macro to have a second power consumption rate different than the first power consumption rate, designing the circuit, measuring performance characteristics of the circuit, and substituting the second macro for the first macro to improve the performance characteristics. The first macro and the second macro have the same function, surface area size, external wiring pattern, and timing characteristics.
The method also includes designing a floorplan for the circuit, calculating the signal timing of the circuit, designing wires to connect elements of the circuit together, and recalculating the signal timing. After the macros are substituted, the method only repeats the recalculating of the signal timing. Also, the substituting of the second macro for the first macro is performed only if the performance characteristics indicate that the substituting would improve the performance characteristics. Such performance characteristics include operating speed, power consumption, etc.
The invention also includes a system for designing integrated circuits that has a first macro having a first power consumption rate and a second macro having a second power consumption rate different than the first power consumption rate. The first macro and the second macro have the same function, devices, surface area size, external wiring pattern, and timing characteristics, and are designed to be seamlessly substituted for one another. The first macro and the second macro comprise a single design having different internal wiring connections between elements within the single design. The different wiring connections change an operating speed and a power consumption of the first macro when compared with the second macro.
REFERENCES:
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 5225991 (1993-07-01), Dougherty
patent: 5473548 (1995-12-01), Omori et al.
patent: 5583788 (1996-12-01), Kuribayashi
patent: 5648910 (1997-07-01), Ito
patent: 5748490 (1998-05-01), Viot et al.
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5796129 (1998-08-01), Minuzo
patent: 6266798 (2001-07-01), Kanazawa et al.
patent: 6285590 (2001-09-01), Poplevine et al.
patent: 6301696 (2001-10-01), Lien et al.
patent: 6308309 (2001-10-01), Gan et al.
patent: 6397170 (2002-05-01), Dean et al.
patent: 6438731 (2002-08-01), Segal
patent: 6467068 (2002-10-01), Iyer et al.
patent: 6477687 (2002-11-01), Thomas
patent: 6496965 (2002-12-01), van Ginneken et al.
patent: 6502226 (2002-12-01), Ishikura
patent: 6543036 (2003-04-01), Iyer et al.
patent: 6598215 (2003-07-01), Das et al.
patent: 2001/0025364 (2001-09-01), Kaneko
patent: 2002/0133791 (2002-09-01), Cohn et al.
patent: 2002/0133792 (2002-09-01), Raghunathan et al.
patent: 2002/0147959 (2002-10-01), Srikantam
patent: 2002/0188918 (2002-12-01), Cirit
patent: 2003/0088842 (2003-05-01), Cirit
patent: 2003/0140319 (2003-07-01), Bhattacharya et al.
patent: 2097058 (1990-04-01), None
patent: 06195414 (1994-07-01), None
patent: 06291190 (1994-10-01), None
patent: 10200394 (1998-07-01), None
Benini et al., “Iterative remapping for logic circuit”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 10, pp. 948-964.*
Srikantam et al., “CREAM: combined register and module assignment with floorplanning for low power datapath synthesis”, Thirteenth International Conference on VLSI Design, Jan. 3, 2000, pp. 228-233.*
Zhang et al.,“A delay model and optimization method of a low-power BiCMOS logic circuit”, IEEE Journal of Solid-State Circui vol. 29, No. 10, Oct. 1994, pp. 1191-1199.
Croce Peter F.
Eustis Steven M.
Wang Yabin
Henkler, Esq. Richard A.
International Business Machines - Corporation
Kik Phallaka
McGinn & Gibb PLLC
Smith Matthew
LandOfFree
Substituting high performance and low power macros in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substituting high performance and low power macros in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substituting high performance and low power macros in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3199881