Structures and methods of testing interconnect structures in...

Details Structures and methods of testing interconnect structures in... Structures and methods of testing interconnect structures in...

2005-08-23

2005-08-23

Le, Don (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

06933747

ABSTRACT:
Structures enabling the efficient testing of interconnect in programmable logic devices (PLDS), and methods utilizing these structures. A PLD includes a non-homogeneous array of programmable logic blocks and an array of standardized interconnect blocks, where the same interconnect block is used for different types of logic blocks. Coupled between each of the interconnect blocks and the associated logic block is a standardized test structure, allowing the same test configuration to be used for each interconnect block even though the interconnect blocks are associated with logic blocks of different types. In some embodiments, one or more types of logic blocks are not associated with standardized test structures. These logic blocks are coupled directly to their associated interconnect blocks, and are preferably of a type that can be configured to emulate the standardized test structure. Thus, by a correct application of configuration data all of the interconnect blocks display the same behavior.

REFERENCES:
patent: 5157627 (1992-10-01), Gheewala
patent: 5675589 (1997-10-01), Yee
patent: 5914616 (1999-06-01), Young et al.
patent: 5970005 (1999-10-01), Yin et al.
patent: 6202182 (2001-03-01), Abramovici et al.
patent: 6874110 (2005-03-01), Camarota
Xilinx, Inc.; “The Programmable Logic Data Book 2000”; published Apr. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp 3-75 through 3-96.
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; published Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp 33-75.
Xilinx, Inc.; “Virtex-II Pro Platform FPGA Handbook”; published Oct. 14, 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp 3-75 through 19-71.
Neil H.E. Weste and Kamran Eshraghian; “Principles of CMOS VLSI Design—A Systems Perspective”; Chapter 7; Second Edition; published by Addison-Wesley; Copyright 1993; pp. 466-510, no month.

Affiliated with

Also associated with

Rating

Structures and methods of testing interconnect structures in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structures and methods of testing interconnect structures in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures and methods of testing interconnect structures in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3523804