Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-12-27
2005-12-27
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S041000
Reexamination Certificate
active
06980026
ABSTRACT:
Structures and methods that can be used to reduce power consumption in programmable logic devices (PLDs). Varying delays on the input paths of a PLD lookup table (LUT) can cause the nodes within the LUT (including the LUT output signal) to change state several times each time the input signals change state. Therefore, a programmable logic block for a PLD is provided that registers the LUT input signals instead of, or in addition to, the LUT output signal. The delays on the input paths are equalized and “glitching” on the LUT nodes is greatly reduced or eliminated. Thus, power consumption is reduced. Methods are also provided of reducing power consumption in PLDs by replacing single-bit registers on LUT output signals with multi-bit registers on LUT input signals, or by including multi-bit input registers in addition to the single-bit output registers.
REFERENCES:
patent: 5598109 (1997-01-01), Leong et al.
patent: 5701441 (1997-12-01), Trimberger
patent: 6249144 (2001-06-01), Agrawal et al.
Xilinx, Inc.., Virtex-II Platform FPGA Handbook, Dec. 6, 2000, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp 46-54.
Cartier Lois D.
Cho James H.
Xilinx , Inc.
LandOfFree
Structures and methods for reducing power consumption in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structures and methods for reducing power consumption in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures and methods for reducing power consumption in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3518011