Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-02-25
2000-11-21
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257309, H01L 27108
Patent
active
061506907
ABSTRACT:
Capacitors are formed in the trenches made in an interlayer insulator made of silicon oxide. An insulating film (e.g., a silicon nitride film) is provided on the sides of each trench of the interlayer insulator. A storage electrode made of ruthenium or the like is provided in each trench of the interlayer insulator. A capacitor insulating film made of BSTO or the like is formed on the storage electrode. A plate electrode made of ruthenium or the like is formed on the capacitor insulating film. The plate electrode is common to all capacitors provided. Any two adjacent capacitors are electrically isolated by the interlayer insulator and the insulating film provided on the sides of the trenches of the interlayer insulator.
REFERENCES:
patent: 4646118 (1987-02-01), Takemae
patent: 5021842 (1991-06-01), Koyanagi
patent: 5315141 (1994-05-01), Kim
patent: 5444013 (1995-08-01), Akram et al.
patent: 5444278 (1995-08-01), Katayama
patent: 5449934 (1995-09-01), Shono et al.
patent: 5521407 (1996-05-01), Kohyama et al.
patent: 5604696 (1997-02-01), Takaishi
patent: 5629539 (1997-05-01), Aoki et al.
patent: 5662768 (1997-09-01), Rostoker
patent: 5691219 (1997-11-01), Kawakubo et al.
patent: 5705838 (1998-01-01), Jost et al.
patent: 5774327 (1998-06-01), Park
patent: 5939746 (1999-08-01), Koyama et al.
patent: 5973347 (1999-10-01), Nagatomo
Koichi Seki et al; Non-Volatile and Fast Static Memories; An 80ns 1Mb Flash Memory with On-Chip Erase/Erase-Verify Controller; ISSCC 1990 Digest of Technical Papers, pp. 60-61.
"Novel Stacked Capacitor Technology for 1 Gbit DRAMs with CVD-(Ba,Sr)TiO.sub.3 Thin Films on a Thick Storage Node of Ru", A. Yuuki, M. Yamamuka, T. Kakita, T. Horikawa, T. Shibano, N. Hirano, H. Maeda, N. Mikami, K. Ono, H. Ogata, and H. Abe, Semiconductor Research Laboratory, Materials and Electronic Devices Laboratory, ULSI Laboratory, Mitsubishi Electric Corporation, 1995 IEEE, pp. 5.2.1-5.2.4, IEDM 95-115.
"1990 IEEE International Solid-State Circuits Conference Digest of Technical Papers", ISSN 0193-6530, 1990 IEEE International Solid State Circuit Conference, Feb. 1990.
Ishibashi Yutaka
Kohyama Yusuke
Ozaki Toru
Hardy David
Kabushiki Kaisha Toshiba
LandOfFree
Structure of a capacitor section of a dynamic random-access memo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure of a capacitor section of a dynamic random-access memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure of a capacitor section of a dynamic random-access memo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1259906