Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-07-05
2005-07-05
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S037000, C326S047000, C326S017000
Reexamination Certificate
active
06914449
ABSTRACT:
A technique for reducing leakage current in static CMOS devices by adding additional transistors in series between selected inverters or logic gates and ground or power. NMOS and PMOS transistors are added to selected buffers comprised of two inverters in series. The PMOS transistor is connected between the first inverter and power and the NMOS transistor is connected between the second inverter and ground. The added transistors are controlled by a memory cell to be on when the buffer is being used and off when the buffer is unused. Alternatively, no PMOS transistor is added and an existing PMOS transistor of the first inverter is manufactured to sit in a Vggwell. The same techniques are employed with selected buffer pairs and logic gates.
REFERENCES:
patent: 5332929 (1994-07-01), Chiang
patent: 5399924 (1995-03-01), Goetting et al.
patent: 5726946 (1998-03-01), Yamagata et al.
patent: 5825198 (1998-10-01), Sakata et al.
patent: 5898320 (1999-04-01), Li et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 6292015 (2001-09-01), Ooishi et al.
Brown Scott R.
Cartier Lois D.
Tran Anh Q.
Young Edel M.
LandOfFree
Structure for reducing leakage current in submicron IC devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure for reducing leakage current in submicron IC devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure for reducing leakage current in submicron IC devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3375230