Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1999-02-18
2000-09-12
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 41, H03K 19177
Patent
active
061182982
ABSTRACT:
A set of logic elements can be configured as a cascadable shift register. In one embodiment, a logic element for an FPGA can be configured as any one of a random access memory, a cascadable shift register and a lookup table. The data-in path to the shift register includes a cascade multiplexer for optionally forming large shift registers using multiple logic elements. Each logic element includes a plurality of memory cells which are interconnected such that the data output of each memory cell can serve as the input to the next memory cell, causing the logic element to function as a shift register. The cascade multiplexer allows the last bit of one logic element to be connected to the first bit of the next logic element, bypassing any decode logic of the lookup table. Variable tap shift registers of arbitrary length can be created by cascading lookup tables of plural logic elements in series. The lookup table decode logic plus additional multiplexers can be used to select any memory cell (not necessarily the last memory cell) of the shift register.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4821233 (1989-04-01), Hsieh
patent: 4870302 (1989-09-01), Freeman
patent: 4967107 (1990-10-01), Kaplinsky
patent: 5267187 (1993-11-01), Hsieh et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5321399 (1994-06-01), Notani et al.
patent: 5325109 (1994-06-01), Duckworth
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5349250 (1994-09-01), New
patent: 5352940 (1994-10-01), Watson
patent: 5386156 (1995-01-01), Britton et al.
patent: 5394031 (1995-02-01), Britton et al.
patent: 5414377 (1995-05-01), Freidin
patent: 5422823 (1995-06-01), Agrawal et al.
patent: 5442306 (1995-08-01), Woo
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5694056 (1997-12-01), Mahoney et al.
Xilinx, Inc., "The Programmable Logic Data Book," 1996, 4-1 through 4-372, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Allaire William E.
Bauer Trevor J.
Newgard Bruce A.
Young Steven P.
Le Don Phu
Tokar Michael
Xilinx , Inc.
Young Edel M.
LandOfFree
Structure for optionally cascading shift registers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure for optionally cascading shift registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure for optionally cascading shift registers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-99177