Structure and process of manufacture of split gate flash memory

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257319, H01L 29788

Patent

active

056147465

ABSTRACT:
A method is provided for fabricating a split gate flash EPROM device. A stack is formed of a first dielectric layer on the lightly doped semiconductor substrate followd by a floating gate, a first intergate dielectric layer, an intermediate control gate layer, an isolating layer over the intermediate control gate layer, and a floating gate mask on the device. The stack is formed by etching in the pattern of the floating gate. A split gate mask is formed followed by ion implanting dopant into source/drain regions in the substrate adjacent to the mask with one source/drain region self aligned with the stack and the other spaced away from the other side of the stack. After mask removal, a second intergate dielectric layer blanket is formed with an etch back forming sidewalls next to the stack by etching away exposed portions of the first dielectric layer, forming a second dielectric layer on the substrate and the source/drain regions. Removal of the isolating layer over the intermediate control gate layer follows. Then a blanket control gate layer over the device and a control gate mask are formed, patterning the control gate layer by etching portions of the control gate layer unprotected by the control gate mask, and removal of the control gate mask.

REFERENCES:
patent: 4935378 (1990-06-01), Mori
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5151375 (1992-09-01), Kazerounian et al.
patent: 5194925 (1993-03-01), Ajika et al.
patent: 5274588 (1993-12-01), Manzur et al.
patent: 5280446 (1994-01-01), Ma et al.
patent: 5330938 (1994-07-01), Camerlenghi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Structure and process of manufacture of split gate flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and process of manufacture of split gate flash memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and process of manufacture of split gate flash memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2205666

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.