Structure and method of multiplexing bitline signals within...

Details Structure and method of multiplexing bitline signals within... Structure and method of multiplexing bitline signals within...

2005-01-04

2005-01-04

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Systems using particular element

Capacitors

C365S063000, C257S306000

Reexamination Certificate

active

06839267

ABSTRACT:
An integrated circuit memory is provided in which a multiplexer is operable to select one of a plurality of bitlines to couple to a master bitline using select transistors of an array of transistors, the array of transistors including access transistors of a storage cell array of the memory.

REFERENCES:
patent: 5917744 (1999-06-01), Kirihata et al.
patent: 6399447 (2002-06-01), Clevenger et al.
patent: 6456521 (2002-09-01), Hsu et al.
patent: 6504204 (2003-01-01), Hsu et al.
patent: 20020196651 (2002-12-01), Weis

Affiliated with

Also associated with

Rating

Structure and method of multiplexing bitline signals within... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and method of multiplexing bitline signals within..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method of multiplexing bitline signals within... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3404057