Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-08-23
2004-04-27
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S296000, C257S301000
Reexamination Certificate
active
06727540
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to semiconductor processing, and more specifically to the fabrication of combined integrated circuits having both a dynamic random access memory (DRAM) and other circuits, wherein the DRAM includes an array of vertical transistor devices.
BACKGROUND OF THE INVENTION
Significant challenges exist in the fabrication of combined integrated circuits having both an embedded DRAM and other circuit components, e.g. CMOS logic circuits. Processes which are required for high performance CMOS logic are difficult to mate with DRAM processing requirements. For example, high performance CMOS logic requires gate conductors to have narrow line widths to support higher switching speeds. Narrow line width gate conductors, smaller than lithographically printable line widths, can be made by first printing and etching photoresist patterns, and then etching the sidewalls of the patterns in what is known as “mask trim” prior to etching an underlying gate conductor layer. High performance CMOS logic also favors gate conductors having mostly silicide or metal content and little to no polysilicon content.
On the other hand, conventional DRAMs having planar device arrays require gate conductors to have certain characteristics which reduce off current (the current when the memory array transistor is biased below threshold voltage), in order to support the required data retention time between successive refresh cycles. First, somewhat wider line width gate conductors are required than for logic, with width at about the minimum groundrule. Second, gate conductors must be of polysilicon, rather than silicide or metal, where they contact the gate oxide. Third, gate conductor lines in planar DRAMs require sidewall oxidations.
Also, unlike CMOS logic circuits, gate conductor lines are spaced very closely, leaving about 1F space or less (the minimum groundrule) between adjacent gate conductors in planar DRAMs. Consequently, in planar DRAMs, only borderless bitline contacts can be used. Borderless bitline contacts have conductive studs which at least partially overlie the tops of adjacent gate conductors. Because of this, thick dielectric caps must be formed on top of the gate conductors, as insulators for the borderless bitline contacts which overlie them. Such thick dielectric caps increase process complexity and undesirably increase the height and aspect ratio of gaps between adjacent gate conductors which are to be filled by deposited dielectric.
It would be desirable to simplify the processing of combined integrated circuits having both a logic portion and an embedded DRAM portion, such that gate conductor lines in the logic portion can be processed together with wordlines in the DRAM array portion.
Accordingly, it would be desirable to use narrow line width wordlines in the DRAM array which are fabricated together with the narrow line width gate conductors of the logic circuitry. It would also be desirable to use a bordered, rather than borderless, bitline contact in the DRAM array, such that the dielectric capping layer over the wordline could be eliminated.
SUMMARY OF THE INVENTION
According to a first aspect of the invention, an integrated circuit including a dynamic random access memory (DRAM) array is provided in which a DRAM cell includes a storage capacitor within a deep trench, a transistor having a channel extending along a sidewall of the deep trench and a gate conductor within the deep trench, and a wordline contacting the gate conductor from above, wherein the wordline has a centerline which is offset from the centerline of the gate conductor. The DRAM cell further includes active area extending from the transistor channel, and a bitline contact to the active area which is bordered by an insulating spacer on the sidewall of the wordline.
According to another aspect of the invention, a method is provided for fabricating a dynamic random access memory array, which includes etching deep trenches in a substrate; forming storage capacitors and transistors within the deep trenches, and forming active areas extending from the deep trenches. Such method further includes forming top oxide layers above the active areas and forming wordlines contacting gate conductors of the vertical transistors from above, the wordlines contacting the top oxide layers from above, and the wordlines further having centerlines horizontally offset from centerlines of the gate conductors. Bitline contacts to the active areas are formed through apertures etched in the top oxide layers.
REFERENCES:
patent: 4816884 (1989-03-01), Hwang et al.
patent: 5455192 (1995-10-01), Jeon
patent: 5692281 (1997-12-01), Rajeevakumar
patent: 5831301 (1998-11-01), Horak et al.
patent: 5895946 (1999-04-01), Hamamoto et al.
patent: 6091094 (2000-07-01), Rupp
patent: 6137128 (2000-10-01), Holmes et al.
patent: 6184549 (2001-02-01), Furukawa et al.
patent: 6188095 (2001-02-01), Hieke
patent: 6200851 (2001-03-01), Arnold
patent: 6211544 (2001-04-01), Park et al.
patent: 6281539 (2001-08-01), Mandelman et al.
patent: 6391705 (2002-05-01), Hsiao et al.
G. Bronner et al, “A Fully Planarized 0.25um CMOS Technology for 256Mbit DRAM and Beyond”, 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 15-16.
U. Gruening, et al., “A Novel Trench DRAM Cell with a Vertical Access Transistor and Buried Strap . . . ”, IEDM 99-25, 1999 IEEE.
C. Radens, et al., “A 0.135 um2 6F2 Trench-Sidewall Vertical Device Cell for 4Gb/16Gb DRAM”, 2000 Symposium on VLSI Technology Digest to Technical Papers, pp. 80-81.
T. Rupp, et al., “Extending Trench DRAM Technology to 0.15um Groundrule and Beyond”, 1999 IEEE, IEDM 99-33, pp. 2.3.1-2.3.4.
Divakaruni Ramachandra
Khan Babar Ali
Radens Carl John
Cao Phat X.
Doan Theresa
International Business Machines - Corporation
LandOfFree
Structure and method of fabricating embedded DRAM having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method of fabricating embedded DRAM having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method of fabricating embedded DRAM having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3258326