Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-06-12
2004-07-20
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S411000, C257S646000
Reexamination Certificate
active
06765254
ABSTRACT:
TECHNICAL FIELD
The present invention is generally in the field of semiconductor fabrication. More specifically, the present invention is in the field of fabrication of memory cells.
BACKGROUND ART
Non-volatile memory devices are currently in widespread use in electronic components that require the retention of information when electrical power is terminated. Non-volatile memory devices include read-only-memory (ROM), programmable-read-only memory (PROM), erasable-programmable-read-only-memory (EPROM), and electrically-erasable-programmable-read-only-memory (EEPROM) devices. EEPROM devices differ from other non-volatile memory devices in that they can be electrically programmed and erased. Flash memory devices are similar to EEPROM devices in that memory cells can be programmed and erased electrically. However, flash memory devices enable the erasing of all memory cells in the device using a single current pulse.
In flash memory devices, Silicon-Oxide-Nitride-Oxide-Silicon (“SONOS”) memory cells, such as Advanced Micro Devices' (“AMD”) MirrorBit™ memory cell, can be utilized to achieve long data retention, low-voltage operation, and fast programming speed. A SONOS memory cell, such as Advanced Micro Devices' (“AMD”) MirrorBit™ memory cell, includes a polycrystalline silicon (“poly”) gate situated on an Oxide-Nitride-Oxide (“ONO”) stack. The ONO stack is a three layer structure including a bottom oxide layer situated on a substrate, a nitride layer situated over the bottom oxide layer, and a top oxide layer situated over the nitride layer. During programming, electrical charge is transferred from the substrate to the silicon nitride layer in the ONO stack. Voltages are applied to the gate and drain creating vertical and lateral electric fields, which accelerate the electrons along the length of the channel. As the electrons move along the channel, some of them gain sufficient energy to jump over the potential barrier of the bottom oxide layer and become trapped and stored in the nitride layer.
In a flash memory cell, such as the SONOS flash memory cell discussed above, threshold voltage (“Vt”), which can be defined as the gate voltage required to obtain a desired source-to-drain current, must be controlled to achieve optimal memory cell performance and power consumption. If Vt is too high, for example, memory cell performance can decrease. One cause of unacceptably high Vt is ultraviolet (“UV”) radiation-induced charge in dielectric areas and layers in and adjacent to the memory cell, such as gate spacers and ONO stack layers. UV radiation-induced charging results from semiconductor fabrication processes that produce UV radiation, such as plasma etching and chemical vapor deposition (“CVD”) processes. When Vt is too high as a result of UV radiation-induced charge, adjusting processing parameters, such as implantation dosage, may not be effective in sufficiently lowering Vt. Thus, UV radiation-induced charge causes decreased Vt control in the memory cell, which decreases memory cell performance.
The UV radiation-induced charge discussed above comprises electrons and holes, which have a high energy as a result of being induced by high-energy UV radiation. As a result, the high-energy electrons and holes induced by the high-energy UV radiation can damage critical layers of the memory cell, such as the bottom oxide layer of the ONO stack, which serves as a “tunnel” for electrons to charge the nitride layer of the ONO stack during memory cell programming. As a result of damage to the bottom oxide layer of the ONO stack caused by UV radiation, memory cell reliability is reduced.
Additionally, the bottom oxide layer of the ONO stack can be damaged by hydrogen, which can originate from dielectrics having a high hydrogen level, such as conventional dichlorosilane (“DCS”) nitride. The hydrogen causes formation of various types of defects in the bottom oxide layer, which trap electrons and holes and shift memory cell Vt. As a result of defects in the bottom oxide layer caused by hydrogen, data retention reliability of the memory cell is undesirably decreased.
Thus, there is a need in the art for an effective structure and method to prevent UV radiation from decreasing performance and reliability of a memory cell, such as a SONOS flash memory cell. There is further need in the art to increase data retention reliability in a memory cell, such as a SONOS flash memory cell.
SUMMARY
The present invention is directed to structure and method for preventing UV radiation damage and increasing data retention in memory cells. The present invention addresses and resolves the need in the art for an effective structure to prevent UV radiation from decreasing performance and reliability of a memory cell, such as a SONOS flash memory cell. The present invention also increases data retention reliability in a memory cell, such as a SONOS flash memory cell.
According to one exemplary embodiment, a structure comprises a substrate. The structure further comprises at least one memory cell situated on the substrate. The at least one memory cell may be, for example, a flash memory cell, such as a SONOS flash memory cell and may include a gate situated over an ONO stack. The structure further comprises an interlayer dielectric layer situated over the at least one memory cell and over the substrate. The interlayer dielectric layer may be BPSG, for example.
According to this exemplary embodiment, the structure further comprises a UV radiation blocking layer situated over the interlayer dielectric layer, where the UV radiation blocking layer comprises silicon-rich TCS nitride. According to this embodiment, the structure further comprises an oxide cap layer situated over the UV radiation blocking layer. The oxide cap layer may be, for example. TEOS oxide. The UV radiation blocking layer may have a thickness of between approximately 500.0 Angstroms and approximately 900.0 Angstroms. The structure may further comprise an antireflective coating layer situated over the oxide cap layer. According to one embodiment, the invention is a method for achieving the above-described structure. Other features and advantages of the present invention will become more readily apparent to those of ordinary skill in the art after reviewing the following detailed description and accompanying drawings.
REFERENCES:
patent: 4810673 (1989-03-01), Freeman
patent: 6410210 (2002-06-01), Gabriel
patent: 6704188 (2004-03-01), Zheng et al.
patent: 2003/0222318 (2003-12-01), Tanaka et al.
Chen Cinti X.
Cheng Ning
Hui Angela
Kamal Tazrien
Ngo Minh V.
Cao Phat X.
Doan Theresa T.
Farjami & Farjami LLP
LandOfFree
Structure and method for preventing UV radiation damage and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for preventing UV radiation damage and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for preventing UV radiation damage and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3220420