Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1998-03-20
2000-01-11
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257750, 257758, 257784, H01L 2348, H01L 2352, H01L 2940
Patent
active
060139528
ABSTRACT:
A structure and method is shown for measuring a plug and interface resistance values of an inter-layer contact structure in a semiconductor device. An inter-layer contact plug interconnects two metal layers in the semiconductor device forming a pair of plug to metal layer interfaces. A conductive trace is formed in an inter-metal dielectric layer between the metal layers, where the conductive trace couples the conductive plug to a pair of externally accessible pads. Each of the metal layers has a pair of pads. Using the pads coupled to the conductive trace, current is forced through each of the plug to metal interfaces and a voltage difference across each interface is measured in order to obtain the resistance of each interface. The total resistance of the inter-layer contact plug is similarly obtained and the resistance of the plug itself is obtained by subtracting the resistance of the two interfaces from the total resistance. The present invention enables the resistance of each of the interfaces and the plug to be separately determined to aid in troubleshooting a fabrication process used to form the metal layers and inter-layer contact structure of the semiconductor device.
REFERENCES:
patent: 5287002 (1994-02-01), Freeman et al.
patent: 5485038 (1996-01-01), Licari et al.
patent: 5585676 (1996-12-01), Uda et al.
patent: 5721453 (1998-02-01), Imai et al.
patent: 5742094 (1998-04-01), Ting
patent: 5838023 (1998-11-01), Goel et al.
patent: 5847466 (1998-12-01), Ito et al.
Clark Jhihan B
LSI Logic Corporation
Saadat Mahshid
LandOfFree
Structure and method for measuring interface resistance in multi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for measuring interface resistance in multi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for measuring interface resistance in multi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464491