Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1994-11-10
1996-05-21
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257336, 257390, 257401, 257752, 257763, 257770, 257774, 257905, H01L 2976
Patent
active
055192394
ABSTRACT:
A structure and method are provided which reduce memory cell size by forming self-formed contacts and self-aligned source lines in the array. In one embodiment of the present invention, a plurality of memory cells are formed in an array. Then, a first insulating layer is deposited on the array, and subsequently etched to form spacers on the sidewalls of each memory cell. Conductive plugs are then formed between adjacent spacers. Subsequently, a second insulating layer is deposited over the array. Finally, drain contacts are formed through the second insulating layer to a first set of plugs. Other plugs form source lines for the array. Because the present invention provides a self-formed contact, only the second insulating layer is etched to establish contact between a metal bit line and an underlying diffused drain region. Thus, the present invention ensures appropriate isolation for each memory cell while reducing the area required for contact formation. In this manner, the self-formed contact allows for significant size reduction of the contact pitch. Moreover, using other plugs to form the self-aligned source lines of the array further reduces the size of the word line pitch, thereby dramatically reducing the associated cell size and allowing formation of ultra-high density memory arrays.
REFERENCES:
patent: 4707457 (1987-11-01), Erb
patent: 5091768 (1992-02-01), Yamazaki
patent: 5233210 (1993-08-01), Kodama
patent: 5340760 (1994-08-01), Komori et al.
Catalyst Semiconductor Corp.
Heid David W.
Millers David T.
Wojciechowicz Edward
LandOfFree
Structure and method for improved memory arrays and improved ele does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for improved memory arrays and improved ele, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for improved memory arrays and improved ele will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2039843