Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2006-12-05
2006-12-05
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C257SE23001
Reexamination Certificate
active
07144756
ABSTRACT:
Provided are a semiconductor low-K Si die flip chip package with warpage control and fabrication methods for such packages. The packages include heat spreaders that are attached to the low-K Si die and packaging substrate. In general, the modulus of the thermal interface material, which is used to attach the heat spreader to the low-K Si die, is selected as high as possible relative to other commercially available thermal interface materials. On the other hand, the modulus of the adhesive, which is used to attach the heat spreader via an optional stiffener to the substrate, is selected as low as possible relative to other commercially available adhesives. The result is a package with less bowing and so improved co-planarity (in compliance with industry specifications) with the surface to which it is ultimately bound. Moreover, the low-K Si die and package reliabilities are thereby enhanced.
REFERENCES:
patent: 5909056 (1999-06-01), Mertol
patent: 6091603 (2000-07-01), Daves et al.
patent: 6103550 (2000-08-01), Camenforte et al.
patent: 6104093 (2000-08-01), Caletka et al.
patent: 6262489 (2001-07-01), Koors et al.
patent: 6472762 (2002-10-01), Kutlu
patent: 6504242 (2003-01-01), Deppisch et al.
patent: 6566748 (2003-05-01), Shimizu et al.
patent: 6617683 (2003-09-01), Lebonheur et al.
patent: 6621160 (2003-09-01), Shibamoto et al.
patent: 6744132 (2004-06-01), Alcoe et al.
patent: 6756685 (2004-06-01), Tao
patent: 6773963 (2004-08-01), Houle
patent: 6784535 (2004-08-01), Chiu
patent: 6784541 (2004-08-01), Eguchi et al.
patent: 6954576 (2005-10-01), Mule′ et al.
patent: 2004/0016996 (2004-01-01), Tang
patent: 2004/0155358 (2004-08-01), Iijima
patent: 2004/0188862 (2004-09-01), Nagarajan et al.
patent: 2005/0023656 (2005-02-01), Leedy
Wen-Chou Vincent Wang, et al., U.S. Appl. No. 10/305,671, filed Nov. 25, 2002, Entitled “Flip Chip Package With Warpage Control”.
Yuan Li, U.S. Appl. No. 10/849,651, filed May 19, 32004, Entitled “Low Stress And Warpage Laminate Flip Chip BGA Package”.
Fritz Donald S.
Li Yuan
Wang Wen-Chou Vincent
Altera Corporation
Beyer Weaver & Thomas LLP.
Lebentritt Michael
Stevenson Andre′
LandOfFree
Structure and material for assembling a low-K Si die to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and material for assembling a low-K Si die to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and material for assembling a low-K Si die to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3680692