Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2010-12-22
2011-10-04
Bryant, Kiesha (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S292000, C257SE21295, C257SE27004
Reexamination Certificate
active
08030695
ABSTRACT:
A semiconductor memory device having a cross point structure includes a plurality of upper electrodes arranged to extend in one direction, and a plurality of lower electrodes arranged to extend in another direction at a right angle to the one direction of the upper electrodes. Memory materials are provided between the upper electrodes and the lower electrodes for storage of data. The memory materials are made of a perovskite material and arranged at the lower electrodes side of the corresponding upper electrode extending along the corresponding upper electrode.
REFERENCES:
patent: 5281837 (1994-01-01), Kabyama
patent: 6285051 (2001-09-01), Ueda et al.
patent: 6420754 (2002-07-01), Takahashi et al.
patent: 6569745 (2003-05-01), Hsu
patent: 6583003 (2003-06-01), Hsu et al.
patent: 6649957 (2003-11-01), Hsu et al.
patent: 2002/0036934 (2002-03-01), Hasegawa et al.
patent: 2002/0045311 (2002-04-01), Mikawa
patent: 2002/0097600 (2002-07-01), Ning
patent: 2002/0098281 (2002-07-01), Ning
patent: 2002/0115226 (2002-08-01), Mikawa et al.
patent: 2002/0196654 (2002-12-01), Mitarai et al.
patent: 2003/0001178 (2003-01-01), Hsu et al.
patent: 2003/0003674 (2003-01-01), Hsu et al.
patent: 2003/0003675 (2003-01-01), Hsu
patent: 2003/0148545 (2003-08-01), Zhuang et al.
patent: 2003/0203585 (2003-10-01), Hsu
patent: 2003/0206481 (2003-11-01), Hsu et al.
patent: 2003/0214742 (2003-11-01), Kai et al.
patent: 2004/0063274 (2004-04-01), Hsu et al.
patent: 2004/0147081 (2004-07-01), Hsu et al.
patent: 2004/0160805 (2004-08-01), Rinerson et al.
patent: 2004/0188742 (2004-09-01), Honma et al.
patent: 2005/0135148 (2005-06-01), Chevallier et al.
patent: 2005/0169043 (2005-08-01), Yokoyama et al.
patent: 2005/0174835 (2005-08-01), Rinerson et al.
patent: 2005/0186334 (2005-08-01), Otabe
patent: 2005/0230724 (2005-10-01), Hsu
patent: 2005/0242338 (2005-11-01), Hart et al.
patent: 2005/0275003 (2005-12-01), Shinmura
patent: 2006/0018149 (2006-01-01), Rinerson et al.
patent: 2006/0081962 (2006-04-01), Wei et al.
patent: 2006/0097288 (2006-05-01), Baek et al.
patent: 2006/0226409 (2006-10-01), Burr et al.
patent: 1 403 920 (2004-03-01), None
patent: 1 441 391 (2004-07-01), None
patent: 1 533 815 (2005-05-01), None
patent: 2002-94020 (2002-03-01), None
patent: 2003-68983 (2003-03-01), None
patent: 2003-68984 (2003-03-01), None
patent: 2003-197877 (2003-07-01), None
patent: 2003-243622 (2003-08-01), None
patent: 2003-282838 (2003-10-01), None
patent: 2004-303988 (2004-10-01), None
patent: 2006-032728 (2006-02-01), None
Nakano Takashi
Ohnishi Shigeo
Ohnishi Tetsuya
Shibuya Takahiro
Shinmura Naoyuki
Anya Igwe U
Bryant Kiesha
Nixon & Vanderhye P.C.
Sharp Kabushiki Kaisha
LandOfFree
Structure and manufacturing method of semiconductor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and manufacturing method of semiconductor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and manufacturing method of semiconductor memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4291015