Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-07-10
2007-07-10
Landau, Matthew C. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE29262, C257S300000
Reexamination Certificate
active
10819253
ABSTRACT:
A process and an architecture related to a vertical MOSFET device and a capacitor for use in integrated circuits. Generally, the integrated circuit structure includes a semiconductor layer with a major surface formed along a plane thereof and further including a first doped region formed in the surface. A second doped region of a different conductivity type than the first doped region is positioned over the first region. A third doped region of a different conductivity type than the second region is positioned over the second region. In one embodiment of the invention, a semiconductor device includes a first layer of semiconductor material and a first field-effect transistor having a first source/drain region formed in the first layer. A channel region of the transistor is formed over the first layer and an associated second source/drain region is formed over the channel region. The integrated circuit further includes a capacitor having a bottom plate, dielectric layer and a top capacitor plate. In an associated method of manufacture, a first device region, selected from the group consisting of the source region and a drain region of a field-effect transistor is formed on a semiconductor layer. A first field-effect transistor gate region is formed over the first device region. A capacitor comprising top and bottom layers with a dielectric layer disposed therebetween, is also formed on the semiconductor layer. In another embodiment, the capacitor layers are formed within a trench or window formed in the semiconductor layer.
REFERENCES:
patent: 4366495 (1982-12-01), Goodman et al.
patent: 4455565 (1984-06-01), Goodman et al.
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4683643 (1987-08-01), Nakajima et al.
patent: 4786953 (1988-11-01), Morie et al.
patent: 4837606 (1989-06-01), Goodman et al.
patent: 5006910 (1991-04-01), Taguchi
patent: 5276343 (1994-01-01), Kumagai et al.
patent: 5342797 (1994-08-01), Sapp et al.
patent: 5414289 (1995-05-01), Fitch et al.
patent: 5576238 (1996-11-01), Fu
patent: 5578850 (1996-11-01), Fitch et al.
patent: 5612563 (1997-03-01), Fitch et al.
patent: 5668391 (1997-09-01), Kim et al.
patent: 5744846 (1998-04-01), Batra et al.
patent: 5780888 (1998-07-01), Maeda et al.
patent: 5869859 (1999-02-01), Hanagasaki
patent: 5994735 (1999-11-01), Maeda et al.
patent: 6027975 (2000-02-01), Hergenrother et al.
patent: 6072216 (2000-06-01), Williams et al.
patent: 6133099 (2000-10-01), Sawada
patent: 6197641 (2001-03-01), Hergenrother et al.
patent: 6297531 (2001-10-01), Armacost et al.
patent: 1 059 670 (2000-12-01), None
patent: 2 350 929 (2000-04-01), None
patent: 2 366 449 (2001-03-01), None
Dudek, et al., “Lithography-Independent Nanometer Silicon MOSFET's on Insulator”, IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1626-1631.
Risch, et al, “Vertical MOS Transistors with 70 nm Channel Length”, IEEE Transactions on Electron Devices, vol. 43, No. 9, Sep. 1996, pp. 1495-1498.
Takato, et al, “Impact of Surrounding Gate Transistor (SGT) for Ultra-High Density LSI's”, IEEE Transactions on Electron Devices, vol. 38, No. 3, Mar. 1991, pp. 573-577.
Takato, et al, “High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs”, IEDM 1988, pp. 222-225.
Hergenrother, et al, “The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm Vertical MOSFET withLithography-Independent Gate Length”, Technical Digest of IEDM, 1999, pp. 75-78.
Oh, et al, “50 nm Vertical Replacement-Gate (VRG) pMOSFETs”, IEEE 2000.
Hergenrother, et al, “The Vertical Replacement-Gate (VRG) MOSFETt: A High Performance Vertical MOSFET with Lithography Critical Dimensions” no publication information apparent from document.
Monroe, et al, “The Vertical Replacement-Gate (VRG) Process for Scalable, General-purpose Complementary Logic”, Paper 7.5, pp. 1-7, date and publication information unknown.
Chaudhry Samir
Layman Paul Arthur
McMacken John Russell
Thomson Ross
Zhao Jack Qingsheng
Agere Systems Inc.
Landau Matthew C.
LandOfFree
Structure and fabrication method for capacitors integratible... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and fabrication method for capacitors integratible..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and fabrication method for capacitors integratible... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3793493