Static information storage and retrieval – Read/write circuit – Sipo/piso
Reexamination Certificate
2005-10-11
2005-10-11
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Read/write circuit
Sipo/piso
C365S185120, C365S185170, C365S189120, C341S100000
Reexamination Certificate
active
06954395
ABSTRACT:
A nonvolatile memory with a memory array arranged in rows and columns of memory cells in NOR configuration, the memory cells arranged on a same column being connected to one of a plurality of bit lines and a column decoder. The column decoder comprises a plurality of selection stages, each of which is connected to respective bit lines and receives first bit line addressing signals. The selection stages comprise word programming selectors controlled by the first bit line addressing signals and supplying a programming voltage to only one of the bit lines of each selection stage. Each selection stage moreover comprises a string programming selection circuit controlled by second bit line addressing signals thereby simultaneously supplying the programming voltage to a plurality of the bit lines of each selection stage.
REFERENCES:
patent: 5508967 (1996-04-01), Karino
patent: 5682389 (1997-10-01), Nizaka
patent: 5777923 (1998-07-01), Lee et al.
patent: 5798547 (1998-08-01), Urai
patent: 5812454 (1998-09-01), Choi
patent: 5910928 (1999-06-01), Joffe
patent: 5926120 (1999-07-01), Swenson et al.
patent: 5995988 (1999-11-01), Freidin et al.
patent: 5999478 (1999-12-01), Proebsting
patent: 6304489 (2001-10-01), Iwahashi
Bennett, II Harold K.
Jorgenson Lisa K.
Nguyen Van Thu
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
String programmable nonvolatile memory with NOR architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with String programmable nonvolatile memory with NOR architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and String programmable nonvolatile memory with NOR architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3469596