Electrical computers and digital processing systems: memory – Address formation – Generating prefetch – look-ahead – jump – or predictive address
Patent
1998-03-31
2000-06-20
Pan, Daniel H.
Electrical computers and digital processing systems: memory
Address formation
Generating prefetch, look-ahead, jump, or predictive address
712237, 712239, 711221, G06F 938, G06F 932, G06F 9355
Patent
active
060790067
ABSTRACT:
A data prediction structure is provided for a superscalar microprocessor. The data prediction structure stores base addresses and stride values in a prediction array. The base address and the stride value from a location within the data prediction structure indexed by an instruction address are added to form a data prediction address which is then used to fetch data bytes into a reservation station storing an associated instruction. If the data associated with an operand address calculated by an associated functional unit resides in the reservation station, the clock cycles used to perform the load operation have occurred before the instruction reached the reservation station. Additionally, the base address is updated to the address generated by executing an instruction each time the instruction is executed, and the stride value is updated when the data prediction address is found to be incorrect.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4583162 (1986-04-01), Prill
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5357618 (1994-10-01), Mirza
patent: 5442767 (1995-08-01), Eickemeyer et al.
Baer, J.L. et al., "An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty," Proceedings of the Supercomputing Conference, Albuquerque, Nov. 18-22, 1991, No. Conf. 4, Nov. 18, 1991, Institute of Electrical and Electronics Engineers, pp. 176-186.
Po-Yung, Chang et al. "Alternative Implementations of Hybrid Branch Predictors" Proceedings of the 28.sup.th Annual International Symposium on Microarchitecture, Ann Arbor, Nov. 29-Dec. 1, 1995, No. Symp. 29, Nov. 29, 1995, Institute of Electrical and Electronics Engineers, pp. 252-257.
Eickemyer, R.J., et al, "A Load-Instruction Unit for Pipelined Processors," IBM Journal of Research and Development, vol. 37, No. 4, Jul. 1993, pp. 547-564.
International Search Report for PCT/US96/17516, dated Jul. 22, 1997.
Intel 1994 Pentium Processor Family User's Manual, vol. 1: Pentium Processor Family Data Book, pp. 2-1--2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?", PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Merkel Lawrence J.
Pan Daniel H.
LandOfFree
Stride-based data address prediction structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stride-based data address prediction structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stride-based data address prediction structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1864006