Stress reduction structure for a resin sealed semiconductor devi

Active solid-state devices (e.g. – transistors – solid-state diode – Responsive to non-electrical signal – Physical deformation

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257396, 257620, 257787, H01L 2328

Patent

active

051875586

ABSTRACT:
A resin sealed semiconductor device includes a semiconductor chip formed on a substrate and sealed with resin. A concave portion is formed on a major surface of a semiconductor substrate between an insulating film for isolation and an edge of the major surface of the semiconductor substrate. This concave portion is filled with a buffer member having an elastic modulus smaller than that of the material of the semiconductor substrate. Mechanical stress applied to an edge of the semiconductor substrate, caused by the callosity of resin, is absorbed and reduced by the buffer member. A portion of the semiconductor substrate between the concave portion and the insulating film for isolation prevents the remainder of the mechanical stress from being transmitted from the buffer member to the insulating film and circuit elements.

REFERENCES:
patent: 4453174 (1984-06-01), Kawasaki et al.
patent: 4481526 (1984-11-01), Miyasaka
patent: 4625227 (1986-11-01), Hara et al.
patent: 4799099 (1989-01-01), Verret et al.
patent: 4841354 (1989-06-01), Inaba
patent: 4903118 (1990-02-01), Iwade
patent: 4928162 (1990-05-01), Lesk et al.
patent: 4933744 (1990-06-01), Segawa et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stress reduction structure for a resin sealed semiconductor devi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stress reduction structure for a resin sealed semiconductor devi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress reduction structure for a resin sealed semiconductor devi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2151582

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.