Stress-free silicon wafer and a die or chip made therefrom...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S460000, C438S464000, C438S977000

Reexamination Certificate

active

06268237

ABSTRACT:

This invention relates to a stress-free silicon wafer and a die made therefrom and a method of manufacture.
Electronic cards often called Smartcards have heretofore been provided. Because of the increasing electronic requirements for such cards it has been necessary to use larger and larger semiconductor dice to provide the necessary electronic functions for the card. Typically the semiconductor die or chip utilized in such a card is formed of a rigid material as for example of silicon which resists bending and has a tendency to fail by cracking and/or breaking when the card is bent by the user. In addition the silicon wafers from which such semiconductor chips or dice are made are prone to breakage during handling. Also chips or dice cut from such wafers have ragged or rough edges and have a tendency to fail after they have been placed in the field. There is therefore need for new and improved stress-free silicon wafers and chips or dice made therefrom that can withstand severe punishment and will not break or fracture.
In general, it is an object of the present invention to provide a stress-free silicon wafer and chips or dice made therefrom which can withstand rigorous use without breaking and a method of manufacture for the same.
Another object of the invention is to provide a wafer, die and method of the above character in which the wafer can withstand bending over a radius of 2″ or less without damage to or breaking of the wafer.
Another object of the invention is to provide a wafer, die and method of the above character in which semiconductor dice can be readily and economically manufactured.


REFERENCES:
patent: 5151378 (1992-09-01), Ramde
patent: 5227339 (1993-07-01), Kishii
patent: 5412192 (1995-05-01), Hoss
patent: 5480842 (1996-01-01), Clifton et al.
patent: 5544014 (1996-08-01), Atsumi
patent: 5703755 (1997-12-01), Flesher et al.
patent: 6048752 (2000-04-01), Linderman
patent: 6074896 (2000-06-01), Dando

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stress-free silicon wafer and a die or chip made therefrom... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stress-free silicon wafer and a die or chip made therefrom..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress-free silicon wafer and a die or chip made therefrom... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2460712

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.