Stress accommodation in electronic device interconnect...

Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S737000, C257S780000, C361S768000

Reexamination Certificate

active

06919515

ABSTRACT:
The providing of an array interface of conductive joint members for use in forming interconnections between mating surfaces such as a pad on a surface mount electronic device and contacts on a circuit card where one portion of the conductive joint members are of a relatively elongated or oval outline and are oriented with the longer dimension in one direction to accommodate wiring spacing and another portion oriented in a different direction for accommodating expansion stress. In manufacturing when the relatively elongated shape is oriented with the longer dimension along the wiping motion direction in a screen type forming of the conductive joint members the slurry of material that is to be the conductive joint members fills the openings in the screen more reliably and the areas of the conductive members are more uniform. The invention provides the advantages of an increase in the number of wiring lines, an increase in uniformity of wiped screen deposition conductive joint member formation, ability to employ more than one out of chip and wiring levels in expansion mismatch stress relief, and ability by conductive joint member dimensional alignment to improve reliability and flexibility.

REFERENCES:
patent: 5834848 (1998-11-01), Iwasaki
patent: 5859474 (1999-01-01), Dordi
patent: 6184581 (2001-02-01), Cornell et al.
patent: 6229711 (2001-05-01), Yoneda
patent: 6493238 (2002-12-01), Pai

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stress accommodation in electronic device interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stress accommodation in electronic device interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stress accommodation in electronic device interconnect... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3415638

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.