Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2000-09-29
2004-08-17
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S007000, C710S005000, C710S062000
Reexamination Certificate
active
06779062
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention may include input/output data processing organization of an information processing system having an advanced technology attachment (ATA) interface controller. Particularly, the invention may include peripheral configuration initialization through a shadow register space.
2. Background Information
The central processing unit (CPU) of a host computer system may be that part of a computer which controls all the other parts. The CPU fetches instructions from a memory local to the CPU and decodes these instructions to produce signals which control the other part of the computer. This may cause the CPU to transfer data between memory and an arithmetic and logic unit (ALU) or to cause external devices or peripherals to perform input or output services. An example of a peripheral is a hard disk drive.
To cause a hard disk drive to perform input or output services, the CPU may initialize the hard disk drive so as to prepare the hard disk drive to receive operation commands. To initialize the hard disk drive, the CPU may transmit as a data packet one or more task-file initialization commands to the hard disk drive through what is called the task-file register set. Each task-file initialization command takes a length of time to execute. One reason for this is that each command execution is verified by the CPU before the next command may be executed.
Conventionally, the CPU dedicates a block of its processing time to the initialization of a peripheral. During this peripheral initialization dedication time, the CPU is prevented from performing other processing functions. In this way, the CPU performance is slowed down.
REFERENCES:
patent: 5313626 (1994-05-01), Jones et al.
patent: 5649230 (1997-07-01), Lentz
patent: 5696931 (1997-12-01), Lum et al.
patent: 5701450 (1997-12-01), Duncan
patent: 5841722 (1998-11-01), Willenz
patent: 5890002 (1999-03-01), Li et al.
patent: 5905885 (1999-05-01), Richter et al.
patent: 5920709 (1999-07-01), Hartung et al.
patent: 5923895 (1999-07-01), Nookala et al.
patent: 6081849 (2000-06-01), Born et al.
patent: 6098114 (2000-08-01), McDonald et al.
patent: 6330626 (2001-12-01), Dennin et al.
patent: 6490635 (2002-12-01), Holmes
patent: 2001/0021951 (2001-09-01), Kimura et al.
patent: WO 98/22869 (1998-05-01), None
Notification of Transmittal of International Preliminary Examination Report, International Application No. PCT/US01/30199, Sep. 22, 2003.
Derr Michael N.
Eschmann Michael K.
Blakely , Sokoloff, Taylor & Zafman LLP
Huynh Kim
LandOfFree
Streamlining ATA device initialization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Streamlining ATA device initialization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Streamlining ATA device initialization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3282062