Streaming memory controller for a PCI bus

Details Streaming memory controller for a PCI bus Streaming memory controller for a PCI bus

1998-08-27

2000-12-19

Shin, Christopher B.

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

710 29, G06F 1300

Patent

active

061638188

ABSTRACT:
In a system having a PCI bus, an additional memory attached to the bus to allow a higher speed of data transfer for a number of copies from the computer to a number of devices. The additional memory has a number of DMA channels, each associated with an I/O device. One copy of the data required by an I/O device is transferred to the memory at normal computer FIFO speed. Thereafter, multiple copies of that data can be transferred to the I/O device from the memory at the higher data bus speed.

REFERENCES:
patent: 5416916 (1995-05-01), Bayle
patent: 5590377 (1996-12-01), Smith
patent: 5875351 (1999-02-01), Riley
patent: 5884050 (1999-03-01), Wheeler et al.
patent: 5933654 (1999-08-01), Galdun
patent: 5937206 (1999-08-01), Nakamura
patent: 5978866 (1999-11-01), Nain
patent: 6023738 (2000-02-01), Priem et al.

Affiliated with

Also associated with

Rating

Streaming memory controller for a PCI bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Streaming memory controller for a PCI bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Streaming memory controller for a PCI bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-277933