Strained-silicon CMOS device and method

Active solid-state devices (e.g. – transistors – solid-state diode – Including semiconductor material other than silicon or... – Containing germanium – ge

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S192000, C257SE21182, C257SE29193

Reexamination Certificate

active

07808081

ABSTRACT:
The present invention provides a semiconductor device and a method of forming thereof, in which a uniaxial strain is produced in the device channel of the semiconductor device. The uniaxial strain may be in tension or in compression and is in a direction parallel to the device channel. The uniaxial strain can be produced in a biaxially strained substrate surface by strain inducing liners, strain inducing wells or a combination thereof. The uniaxial strain may be produced in a relaxed substrate by the combination of strain inducing wells and a strain inducing liner. The present invention also provides a means for increasing biaxial strain with strain inducing isolation regions. The present invention further provides CMOS devices in which the device regions of the CMOS substrate may be independently processed to provide uniaxially strained semiconducting surfaces in compression or tension.

REFERENCES:
patent: 3602841 (1971-08-01), McGroddy
patent: 4853076 (1989-08-01), Tsaur et al.
patent: 4855245 (1989-08-01), Neppl et al.
patent: 4952524 (1990-08-01), Lee et al.
patent: 4958213 (1990-09-01), Eklund et al.
patent: 5006913 (1991-04-01), Sugahara et al.
patent: 5060030 (1991-10-01), Hoke
patent: 5081513 (1992-01-01), Jackson et al.
patent: 5108843 (1992-04-01), Ohtaka et al.
patent: 5134085 (1992-07-01), Gilgen et al.
patent: 5310446 (1994-05-01), Konishi et al.
patent: 5354695 (1994-10-01), Leedy
patent: 5371399 (1994-12-01), Burroughes et al.
patent: 5391510 (1995-02-01), Hsu et al.
patent: 5459346 (1995-10-01), Asakawa et al.
patent: 5471948 (1995-12-01), Burroughes et al.
patent: 5557122 (1996-09-01), Shrivastava et al.
patent: 5561302 (1996-10-01), Candelaria
patent: 5565697 (1996-10-01), Asakawa et al.
patent: 5571741 (1996-11-01), Leedy et al.
patent: 5592007 (1997-01-01), Leedy
patent: 5592018 (1997-01-01), Leedy
patent: 5670798 (1997-09-01), Schetzina
patent: 5679965 (1997-10-01), Schetzina
patent: 5683934 (1997-11-01), Candelaria
patent: 5792703 (1998-08-01), Bronner et al.
patent: 5840593 (1998-11-01), Leedy
patent: 5861651 (1999-01-01), Brasen et al.
patent: 5880040 (1999-03-01), Sun et al.
patent: 5940736 (1999-08-01), Brady et al.
patent: 5946559 (1999-08-01), Leedy
patent: 5960297 (1999-09-01), Saki
patent: 5989978 (1999-11-01), Peidous
patent: 6008126 (1999-12-01), Leedy
patent: 6025280 (2000-02-01), Brady et al.
patent: 6046464 (2000-04-01), Schetzina
patent: 6066545 (2000-05-01), Doshi et al.
patent: 6090684 (2000-07-01), Ishitsuka et al.
patent: 6107143 (2000-08-01), Park et al.
patent: 6117722 (2000-09-01), Wuu et al.
patent: 6133071 (2000-10-01), Nagai
patent: 6165383 (2000-12-01), Chou
patent: 6221735 (2001-04-01), Manley et al.
patent: 6228694 (2001-05-01), Doyle et al.
patent: 6246095 (2001-06-01), Brady et al.
patent: 6255169 (2001-07-01), Li et al.
patent: 6261964 (2001-07-01), Wu et al.
patent: 6265317 (2001-07-01), Chiu et al.
patent: 6274444 (2001-08-01), Wang
patent: 6281532 (2001-08-01), Doyle et al.
patent: 6284623 (2001-09-01), Zhang et al.
patent: 6284626 (2001-09-01), Kim
patent: 6319794 (2001-11-01), Akatsu et al.
patent: 6358806 (2002-03-01), Puchner
patent: 6361885 (2002-03-01), Chou
patent: 6362082 (2002-03-01), Doyle et al.
patent: 6368931 (2002-04-01), Kuhn et al.
patent: 6403486 (2002-06-01), Lou
patent: 6403975 (2002-06-01), Brunner et al.
patent: 6406973 (2002-06-01), Lee
patent: 6476462 (2002-11-01), Shimizu et al.
patent: 6492216 (2002-12-01), Yeo et al.
patent: 6493497 (2002-12-01), Ramdani et al.
patent: 6498358 (2002-12-01), Lach et al.
patent: 6501121 (2002-12-01), Yu et al.
patent: 6506652 (2003-01-01), Jan et al.
patent: 6509618 (2003-01-01), Jan et al.
patent: 6521964 (2003-02-01), Jan et al.
patent: 6531369 (2003-03-01), Ozkan et al.
patent: 6531740 (2003-03-01), Bosco et al.
patent: 6544854 (2003-04-01), Puchner et al.
patent: 6583000 (2003-06-01), Hsu et al.
patent: 6603156 (2003-08-01), Rim
patent: 6605498 (2003-08-01), Murthy et al.
patent: 6621131 (2003-09-01), Murthy et al.
patent: 6787421 (2004-09-01), Gilmer et al.
patent: 6867428 (2005-03-01), Besser et al.
patent: 6911379 (2005-06-01), Yeo et al.
patent: 6960781 (2005-11-01), Currie et al.
patent: 7005333 (2006-02-01), Li
patent: 7023018 (2006-04-01), Buss
patent: 7166528 (2007-01-01), Kim et al.
patent: 2001/0009784 (2001-07-01), Ma et al.
patent: 2002/0074598 (2002-06-01), Doyle et al.
patent: 2002/0086472 (2002-07-01), Roberds et al.
patent: 2002/0086497 (2002-07-01), Kwok
patent: 2002/0090791 (2002-07-01), Doyle et al.
patent: 2002/0125502 (2002-09-01), Baba et al.
patent: 2003/0032261 (2003-02-01), Yeh et al.
patent: 2003/0040158 (2003-02-01), Saitoh
patent: 2003/0057184 (2003-03-01), Yu et al.
patent: 2003/0067035 (2003-04-01), Tews et al.
patent: 2004/0036122 (2004-02-01), Aihara
patent: 2004/0108558 (2004-06-01), Kwak et al.
patent: 2004/0173815 (2004-09-01), Yeo et al.
patent: 2005/0139929 (2005-06-01), Rost
patent: 2005/0184345 (2005-08-01), Lin et al.
patent: WO 03/094239 (2003-11-01), None
patent: WO 03/105206 (2003-12-01), None
Rim, et al., “Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs”, International Electron Devices Meeting, 26, 8, 1, IEEE, Sep. 1998.
Rim, et al. “Characteristics and Device Design of Sub-100 nm Strained Si N- and PMOSFETs”, 2002 Symposium On VLSI Technology Digest of Technical Papers, IEEE, pp. 98-99.
Scott, et al. “NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress”, International Electron Devices Meeting, 34.4.1, IEEE, Sep. 1999.
Ootsuka, et al. “A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Application”, International Electron Device Meeting, 23.5.1, IEEE, Apr. 2000.
Ito, et al. “Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design”, International Electron Devices Meeting, 10.7.1, IEEE, Apr. 2000.
Shimizu, et al. “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement”, International Electron Devices Meeting, IEEE, Mar. 2001.
Ota, et al. “Novel Locally Strained Channel Technique for high Performance 55nm CMOS”, International Electron Devices Meeting, 2.2.1, IEEE, Feb. 2002.
Jeffrey A. Davis, et al., “Interconnect Limits on Gigascale Integration (GSI) in the 21stCentury”,Proceedings of the IEEE, vol. 89, No. 3, pp. 305-324 (2001).
“Grand Challenges”,The International Technology Roadmap For Semiconductors, pp. 9-15 (2002).
J. Cai, et al., Performance Comparison and Channel Length Scaling of Strained Si FETs on Si-on-Insulator (SGOI).
Thompson, S. et al., “A 90nm Logic Technology Featuring 50nm Strained Silicon Channel Transistors, 7 Layers of Cu Interconnects, Low k ILD, and 1 um2 SRAM Cell.” International Electron Devices Meeting. Technical Digest. p. 61-64 (2002).
Ghani, T. et al., “A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors.” International Electron Devices Meeting. Technical Digest. p. 978-980 (2003).
Thompson, Scott E., “A Logic Nanotechnology Featuring Strained-Silicon.” IEEE Electron Devices Letters. vol. 25 No. 4 p. 191-193 (2004).
Ozturk, M.C. et al., “Ultra-shallow source/drain junctions for nanoscale CMOS using selective silicon-germanium technology” Junction Technology, 2001. IWJT. Extended abstracts of the 2nd Int'l workshop on Nov. 29-30, 2001, Piscataway, NJ, IEEE, Nov. 29, 2001, pp. 77-82.
Thompson S. E. et al., “A 90-nm logic technology featuring strained-silicon” IEEE Transactions on Electron Devices, IEEE Service Center, Piscataway, NJ vol. 51, No. 11, Nov. 2004, pp. 1790-1797.
Lim, J-S., et al., “Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed N-MOSFETs,” IEEE Electron Device Letters, IEEE Service Center, NY, NY vol. 25, No. 11, Nov. 2004, pp. 731-733.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Strained-silicon CMOS device and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Strained-silicon CMOS device and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Strained-silicon CMOS device and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4190481

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.