Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2001-02-07
2004-09-07
Beausoliel, Robert (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S038110, C717S124000
Reexamination Certificate
active
06789211
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods and apparatus for operating a digital signal processor or debugging a computer system.
BACKGROUND OF THE INVENTION
During development and testing of an embedded computer system, especially an embedded microprocessor-based computer system, it is normally necessary to connect the system to a host computer so that an engineer can debug the embedded system. Debugging software on the host computer provides access by the engineer into the embedded system. Typically, the engineer uses the host computer and debugging software to set break points which stop threads of execution on the target embedded system, monitor registers in the target, monitor memory states and monitor input and output data. The engineer may also restart threads which have been previously stopped and perform a variety of other tasks including rebooting the target computer using the host.
As used herein, the term ‘digital signal processor’ includes microprocessors in general and other like digitally operating processing devices.
It has been found desirable for a host to dynamically load a library of functions and subroutines to an embedded system, such that the digital signal processor of the embedded system is able to access the library when required. Examples of such a need are where the library contains work-round routines enable hardware bugs to be masked or otherwise avoided, and where the library must be accessed to enable communication for debugging or set-up purposes to be carried out.
One problem is that the dynamically loaded location must be readily available to an application being run on the embedded system.
It is accordingly an object of embodiments of the present invention to at provide a solution to this problem.
SUMMARY OF THE INVENTION
According to a first aspect of the present invention there is provided a method of operating a digital signal processor connected to a host system, the digital signal processor having a memory including a reserved storage location designated as a vector, the method comprising:
dynamically loading into said memory a stack;
storing in said reserved location information indicative of said stack location;
dynamically loading a computer file into said memory for use by said digital signal processor; and
storing at a predetermined location in said stack data indicative of an entry point into said dynamically loaded file.
According to a second aspect of the present invention there is provided a method of debugging a computer system connected to a host computer, the computer system having a memory including a reserved storage location designated as a vector, the method comprising dynamically loading into said memory a stack;
storing in said reserved location information indicative of said stack location;
dynamically loading a computer file into said memory for use by said digital signal processor; and
storing at a predetermined location in said stack data indicative of an entry point into said dynamically loaded file;
causing an application to run on said computer system whereby said application accesses said vector to thereby locate said entry point whereby said application calls a subroutine in said computer file.
REFERENCES:
patent: 4866665 (1989-09-01), Haswell-Smith
patent: 5175828 (1992-12-01), Hall et al.
patent: 5394544 (1995-02-01), Motoyama et al.
patent: 5537652 (1996-07-01), Friedl et al.
patent: 5561766 (1996-10-01), Kitamori
patent: 5628016 (1997-05-01), Kukol
patent: 5715387 (1998-02-01), Barnstijn et al.
patent: 5901225 (1999-05-01), Ireton et al.
patent: 5903718 (1999-05-01), Marik
patent: 5915083 (1999-06-01), Ponte
patent: 5933820 (1999-08-01), Beier et al.
patent: 6226759 (2001-05-01), Miller et al.
patent: 6249907 (2001-06-01), Carter et al.
patent: 6311326 (2001-10-01), Shagam
patent: 6314530 (2001-11-01), Mann
patent: 6356960 (2002-03-01), Jones et al.
patent: 6505296 (2003-01-01), Morris et al.
patent: 6587967 (2003-07-01), Bates et al.
European Standard Search Report from Great Britain application No. 0009941, filed Apr. 20, 2000.
European Standard Search Report from Great Britain application No. 0009940, filed Apr. 20, 2000.
European Standard Search Report from Great Britain application No. 0009945, filed Apr. 20, 2000.
European Standard Search Report from Great Britain application No. 0009939, filed Apr. 20, 2000.
Beausoliel Robert
Jorgenson Lisa K.
McCarthy Christopher S.
McClellan William R.
STMicroelectronics Limited
LandOfFree
Storing in a reserved memory location data indicative of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Storing in a reserved memory location data indicative of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storing in a reserved memory location data indicative of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3249473