Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-08-28
2007-08-28
Bataille, Pierre (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S119000, C711S125000, C711S141000, C711S205000, C711S207000
Reexamination Certificate
active
10665171
ABSTRACT:
An apparatus and method for ensuring coherency of instructions within stages of the pipeline microprocessor. The apparatus includes instruction cache management logic and synchronization logic. The instruction cache management logic receives an address corresponding to a next instruction to be fetched, and detects that a part of a memory page corresponding to the next instruction cannot be freely accessed without checking for coherency of the instructions within the part of the memory page and, upon detection, provides the address. The synchronization logic receives the address from the instruction cache management logic. The synchronization logic directs data cache management logic to check for coherency of the instructions within the part of the memory page, and, if the instructions are not coherent within the part of the memory page, the synchronization logic directs the pipeline microprocessor to stall a fetch of the next instruction until the stages of the pipeline.
REFERENCES:
patent: 5742791 (1998-04-01), Mahalingaiah et al.
patent: 5835949 (1998-11-01), Quattromani et al.
patent: 5930821 (1999-07-01), Gaskins et al.
patent: 6073217 (2000-06-01), Mahalingaiah et al.
patent: 6164840 (2000-12-01), Lynch
patent: 6389512 (2002-05-01), Mahalingaiah et al.
patent: 6405307 (2002-06-01), Murty et al.
patent: 6594734 (2003-07-01), Kyker et al.
patent: 6668309 (2003-12-01), Bachand et al.
patent: 6848032 (2005-01-01), Benkual et al.
patent: 2004/0015675 (2004-01-01), Kyker et al.
Bataille Pierre
Huffman James W.
Huffman Richard K.
IP-First LLC
Patel Hetul
LandOfFree
Store-induced instruction coherency mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Store-induced instruction coherency mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Store-induced instruction coherency mechanism will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3854637