Storage system disposed with plural integrated circuits

Details Storage system disposed with plural integrated circuits Storage system disposed with plural integrated circuits

2011-08-30

2011-08-30

Hafiz, Tariq (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S035000, C710S106000

Reexamination Certificate

active

08010720

ABSTRACT:
To provide a transceiving technology that controls the mounting area of a circuit pertaining to transmission and/or reception and where the utilization efficiency of a buffer is improved. In a transmission side circuit, there are disposed a transmission side first circuit component that generates a first packet that follows a request and a transmission side second circuit component that is a lower-level circuit component of the transmission side first circuit component, includes a transmission buffer and temporarily stores in the transmission buffer, and transmits, a second packet that includes the first packet. The second packet includes a second header portion and a second data portion. In the second data portion that the second packet that is transmitted from the transmission side second circuit component includes, there is included the first packet, and in the second header portion, there is included a predetermined value as a parameter value that represents the type of the second packet. The predetermined value is a value that represents a predetermined one second packet type of plural second packet types.

REFERENCES:
patent: 6757755 (2004-06-01), Askar et al.
patent: 7443869 (2008-10-01), Solomon et al.
patent: 2005/0013319 (2005-01-01), Kenkare
patent: 2006/0153078 (2006-07-01), Yasui
patent: 2006/0173986 (2006-08-01), Ikeda et al.
patent: 2006/0224936 (2006-10-01), Takamatsuya
patent: 2007/0088900 (2007-04-01), Moritoki et al.
patent: 2007/0250649 (2007-10-01), Hickey et al.
patent: 2008/0313678 (2008-12-01), Ryu et al.
patent: 2009/0037616 (2009-02-01), Brownell et al.
patent: 2006-189937 (2006-07-01), None
patent: 2006-195871 (2006-07-01), None
patent: 2006-285378 (2006-10-01), None
patent: 2007-109141 (2007-04-01), None
Eugin Hyun; Kwang-Su Seong; , “The design of PCI Express for future communication platform,” Intelligent Signal Processing and Communication Systems, 2004. ISPACS 2004. Proceedings of 2004 International Symposium on , vol., No., pp. 734-739, Nov. 18-19, 2004 doi: 10.1109/ISPACS.2004.1439156.
Eugin Hyun; Kwang-Su Seong; , “The effective buffer architecture for data link layer of PCI express,” Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004. International Conference on , vol. 1, No., pp. 809-813 vol. 1, Apr. 5-7, 2004 doi: 10.1109/ITCC.2004.1286569.
R. Buruk, et al “PCI Express System Architecture”, MindShare, Inc., Jun. 30, 2003, pp. 160-166.

Affiliated with

Also associated with

Rating

Storage system disposed with plural integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Storage system disposed with plural integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Storage system disposed with plural integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2739090