Static semiconductor memory with improved write recovery and col

Details Static semiconductor memory with improved write recovery and col Static semiconductor memory with improved write recovery and col

1988-10-20

1990-12-04

Bowler, Alyssa H.

Static information storage and retrieval

Read/write circuit

36518902, 365203, 36523002, G11C 11407, G11C 11408, G11C 11409

Patent

active

049758772

ABSTRACT:
A static random access memory (SRAM) having a reduced access time for reading and reduced probability of inadvertent writing operations. Switching circuits (multiplexers) that are used to connect column bit lines with reading and writing circuits of the memory are divided into separate circuits for use during read and write operations. A recovery pulse is applied only to bit lines of a column just written to by use of the driving circuits through the same column line switching circuits.

REFERENCES:
patent: 4099265 (1978-07-01), Abe
patent: 4110840 (1978-01-01), Abe et al.
patent: 4499559 (1985-01-01), Kurafuji
patent: 4639898 (1987-01-01), Sauer
patent: 4712194 (1987-01-01), Yamaguchi et al.
patent: 4730279 (1988-01-01), Ohtani
patent: 4758990 (1988-07-01), Uchida
patent: 4760561 (1988-07-01), Yamamoto et al.
patent: 4791613 (1988-12-01), Hardee
patent: 4792928 (1988-12-01), Tobita
patent: 4813022 (1989-03-01), Matsui et al.
patent: 4825413 (1989-04-01), Tran
Sood et al., "A 25 ns 2K X 8 HMOS Static RAM", IEEE Journal of Solid State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 498-508.
Chen et al., "A Fast 32K X 8 CMOS Static RAM with Address Transition Detection", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, Aug. 1987, pp. 533-537.
Matsui, et al., "A 25-ns 1-Mbit CMOS SRAM with Loading-Free Bit Lines", IEEE Journal of Solid State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 733-740.
Chu et al., "A 25-ns Low-Power Full-CMOS 1-Mbit (128K X 8) SPRAM", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1078-1084.
Wang et al., "A 21-ns 32K X 8 CMOS Static RAM with a Selectively Pumped p-Well Array", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 704-711.
Kertis et al., "A 12-ns ECL I/O 256K X 1-bit SRAM Using a 1 .mu.m BiCMOS Technology", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1048-1053.
Cissou et al., "A High Speed 65-kbit CMOS RAM", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 3, Jun. 1986, pp. 390-395.

Affiliated with

Also associated with

Rating

Static semiconductor memory with improved write recovery and col does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static semiconductor memory with improved write recovery and col, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static semiconductor memory with improved write recovery and col will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-887619