Static semiconductor memory device incorporating redundancy memo

Details Static semiconductor memory device incorporating redundancy memo Static semiconductor memory device incorporating redundancy memo

1984-03-27

1986-05-06

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Bad bit

365190, G11C 700

Patent

active

045876398

ABSTRACT:
In a static semiconductor memory device incorporating redundancy memory cells (C.sub.R0, C.sub.R1, . . . ), a connecting/disconnecting circuit is linked between a power supply terminal (V.sub.CC) and one of bit lines (B.sub.0, B.sub.0, . . . ), thereby reducing or cutting off a current flowing through a defective memory cell.

REFERENCES:
patent: 4228528 (1980-10-01), Cenker et al.
patent: 4281398 (1981-07-01), McKenny et al.

Affiliated with

Also associated with

Rating

Static semiconductor memory device incorporating redundancy memo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static semiconductor memory device incorporating redundancy memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static semiconductor memory device incorporating redundancy memo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1578677