Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1990-02-28
1991-10-22
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Bad bit
371 102, G11C 700
Patent
active
050601970
ABSTRACT:
A semiconductor memory device has normal memory blocks and redundant memory blocks for storing data therein. To elevate the redundancy efficiency, the memory device includes a number of normal block selectors for selecting the normal blocks, a number of redundant decoders for sensing a redundant mode on a basis of address signals provided thereto from an address buffer, a block selection decoder for generating a block selection signal by receiving an external address signal shaped, and a redundancy combining signal generator for generating a normal block selection signal and a redundant block selection signal by receiving output of the block selection decoder and output of the redundant decoder.
REFERENCES:
patent: 4829480 (1989-05-01), Seo
patent: 4918662 (1990-04-01), Kondo
Kim Chang-Rae
Park Heui-Chul
Bushnell Esq. Robert E.
Popek Joseph A.
Samsung Electronics Co,. Ltd
LandOfFree
Static random access memory with redundancy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static random access memory with redundancy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static random access memory with redundancy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-115216