Static random access memory device having reset controller

Details Static random access memory device having reset controller Static random access memory device having reset controller

1994-08-02

1995-09-12

Nelms, David C.

Static information storage and retrieval

Systems using particular element

Flip-flop

365195, 36523003, 365218, 365190, G11C 700

Patent

active

054503531

ABSTRACT:
A static random access memory device is equipped with a reset controller capable of performing a reset operation at high speed and with a reduced circuit configuration. The device has a memory cell including first and second data holding nodes and selectively connected to an associated bit line. The memory cell is equipped with a logic device for supplying a first voltage in common to the first and second holding nodes and, in response to a reset mode signal, supplying the first voltage to the first holding node and a second voltage being different from the first voltage to the second holding node. In this reset operation, a word decoder and word driver circuit is deactivated and inhibited from selecting and driving any word line.

REFERENCES:
patent: 4858182 (1989-08-01), Pang et al.
patent: 4890263 (1989-12-01), Little
patent: 5267210 (1993-11-01), McClure et al.

Affiliated with

Also associated with

Rating

Static random access memory device having reset controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static random access memory device having reset controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static random access memory device having reset controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-410770