Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1993-03-03
1995-12-12
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365188, 36523006, 365154, 36518901, G11C 1140
Patent
active
054756383
ABSTRACT:
A static random access memory (SRAM) is disclosed having a single bit line configuration. One memory cell includes access gate transistors Q5, Q6 connected in series between a data storage circuit 1 and a single bit line BL. In a writing operation, the gate electrodes of the transistors Q5, Q6 are boosted to a level exceeding the supply voltage by a X word line boosting circuit 7 and a Y word line boosting circuit 8 to bring the data storage circuit to an unstable data storage state in a memory cell selected by a row address signal and a column address signal. Data writing is carried out only in a desired memory cell, and erroneous data writing to other memory cells is prevented.
REFERENCES:
patent: 3539839 (1970-11-01), Igarashi
patent: 4768166 (1988-08-01), Anami
patent: 4984201 (1991-01-01), Sato et al.
patent: 5353257 (1994-10-01), Yanagisawa et al.
"16K CMOS/SOS Asynchronous Static RAM" by Roger G. Stewart et al., Digest of Technical Papers, 1979 IEEE International Solid-State Circuits Conference, pp. 104-105, 286.
"A Dynamic Three-State Memory Cell for High-Density Associative Processors", by Frederick P. Herrmann et al., 1990 Symposium on VLSI Circuits, pp. 73-74.
"A Novel Cell Structure for 4M Bit Full Feature EEPROM and Beyond", by N. Ajika et al., Technical Digest, International Electron Devices Meeting 1991, pp. 11.1.1-11.1.4.
"Non-Inverting Conditions of a Flipflop Circuit", Institute of Electronics, Information and Communication Engineers of Japan, Showa 54, vol. 2, pp. 2--185.
Anami Kenji
Hirose Toshihiko
Murakami Shuji
Yamagata Tadato
Yuzuriha Kojiro
Mitsubishi Denki & Kabushiki Kaisha
Nguyen Viet Q.
LandOfFree
Static random access memory device having a single bit line conf does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static random access memory device having a single bit line conf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static random access memory device having a single bit line conf will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1365816