Static random access memory architecture

Static information storage and retrieval – Systems using particular element – Flip-flop

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S230030

Reexamination Certificate

active

07630230

ABSTRACT:
An architecture for a semiconductor static random access memory (SRAM) is described. In one example, a first set or group or stage of SRAM banks are coupled to a first data bus formed using bit line pairs, and a second set or group or stage of SRAM banks are coupled to a second data bus formed using other bit line pairs. The number of banks coupled to each bit line pair is determined by the SRAM's operating frequency and size. Each data bus is coupled to a sense amplifier. The output from the sense amplifier is then coupled to the bit line pair of a group of SRAM banks. This adjacent group has staging logic coupled to each SRAM bank to store the output of the SRAM bank until the contents from the first group is placed on the bit line of the adjacent stage of SRAM banks. The output from either the first stage or from one of the SRAM banks in the adjacent stage's SRAM banks, which had been stored in the adjacent stage's staging logic, is driven to the sense amplifier coupled to the adjacent stage. Successive stages of SRAM banks can be coupled together until an arbitrary number of stages of SRAM banks have been coupled together.

REFERENCES:
patent: 5600601 (1997-02-01), Murakami et al.
patent: 6377504 (2002-04-01), Hilbert
patent: 6947350 (2005-09-01), Winograd et al.
patent: 7154810 (2006-12-01), Winograd et al.
patent: 7327597 (2008-02-01), Wong
“U.S. Appl. No. 10/412,566, Notice of Allowance mailed Dec. 17, 2004”, 6 pgs.
“U.S. Appl. No. 10/412,566, Notice of Allowance mailed Aug. 31, 2007”, 4 pgs.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Static random access memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static random access memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static random access memory architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4109512

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.