Static logic design for CMOS

Details Static logic design for CMOS Static logic design for CMOS

2005-12-13

2005-12-13

Le, Don (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

C326S083000, C326S119000

Reexamination Certificate

active

06975143

ABSTRACT:
A static logic circuit with a pull-up network (155) and a pull-down network (160). The network is fabricated on SOI substrates and the pull-up network comprises at least one NMOS transistor (115) and the pull down network comprises at least one PMOS transistor (120).

REFERENCES:
patent: 4991140 (1991-02-01), Wang et al.
patent: 5124585 (1992-06-01), Kim et al.
patent: 5128563 (1992-07-01), Hush et al.
patent: 5726589 (1998-03-01), Cahill et al.
patent: 5939900 (1999-08-01), Wu
patent: 5986476 (1999-11-01), De
patent: 6016064 (2000-01-01), Saeki
patent: 6268750 (2001-07-01), Esch, Jr.

Affiliated with

Also associated with

Rating

Static logic design for CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static logic design for CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static logic design for CMOS will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3497741