Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-06
2008-05-06
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
11200454
ABSTRACT:
Address map generation is described. More particularly, static addresses are obtained. A system design at least a portion of which is for instantiation in configurable logic of an integrated circuit is obtained. The system design includes a processor. At least one predefined circuit block in the design is identified as a peripheral connected to a processor. The at least one predefined circuit block is for instantiation in the configurable logic of the integrated circuit. Assigned to the at least one predefined circuit block is a static address range which is obtained from the static addresses. An address map for the design is generated having the at least one predefined circuit block with the static address range. Thus, for example, independent designers designing separate systems having a same set of peripherals may map to the same static address ranges independent of software system builder tool version, board, or processor used.
REFERENCES:
patent: 6148377 (2000-11-01), Carter et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6754882 (2004-06-01), Sanchez et al.
patent: 6959428 (2005-10-01), Broberg et al.
Han Jibin
Saini Milan R.
Chiang Jack
Doan Nghia M.
Webostad W. Eric
XILINX Inc.
LandOfFree
Static address mapping does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static address mapping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static address mapping will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3904529