State-retentive mixed register file array

Details State-retentive mixed register file array State-retentive mixed register file array

2006-11-21

2006-11-21

Ho, Hoai V. (Department: 2827)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S227000, C365S229000, C365S230050

Reexamination Certificate

active

07139189

ABSTRACT:
A storage cell having a storage circuit and a readout circuit may be used in power-saving environments, where the storage circuit may be maintained in an ultra-drowsy mode during power-saving periods while the readout circuit may be powered down during power-saving periods. A pull-down transistor may be incorporated into the readout circuit to reduce current leakage during power-saving periods.

REFERENCES:
patent: 6580657 (2003-06-01), Sanford et al.
patent: 6888202 (2005-05-01), Kang et al.
patent: 6958948 (2005-10-01), Shiraishi
patent: 6985379 (2006-01-01), Nii

Affiliated with

Also associated with

Rating

State-retentive mixed register file array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with State-retentive mixed register file array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and State-retentive mixed register file array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3693163