State metric memory

Details State metric memory State metric memory

1991-06-28

1993-12-21

Atkinson, Charles E.

Excavating

G06F 1110

Patent

active

052727068

ABSTRACT:
A state metric quantity memory which enhances processing speed by reconstructing the state metric quantity memory employed in a viterbi decoder for correcting errors created in a digital transmission channel, includes first delay means for storing a previous state metric quantity, second delay means for storing the current state metric quantity, first switching means which operates to make the first delay means store the current state metric quantity, second switching means which operates to make the second delay means store the previous state metric quantities, third switching means connecting the output signals of the first and second delay means to the input terminal of the add compare selector, and fourth switching means for sequentially supplying a clock signal having a basic period so that the first and second delay means store each state metric quantity, thereby reducing delay time of input data and enhancing data processing speed.

REFERENCES:
patent: 4484338 (1984-11-01), Clark et al.
patent: 4606027 (1986-08-01), Otani
patent: 4797887 (1989-01-01), Yamasaki et al.
patent: 4885757 (1989-12-01), Provence
patent: 4905317 (1990-02-01), Suzuki et al.
patent: 4979175 (1990-12-01), Porter
patent: 5081651 (1992-01-01), Kubo

Affiliated with

Also associated with

Rating

State metric memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with State metric memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and State metric memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-313998