Electrical computers and digital data processing systems: input/ – Access locking
Reexamination Certificate
2006-02-14
2006-02-14
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Access locking
C710S110000, C709S210000
Reexamination Certificate
active
07000046
ABSTRACT:
An apparatus for and method of implementing a cluster lock processing system having a relatively large number of commodity cluster instruction processors which are managed by a highly scalable, off the shelf communication processor. Because the commodity processors have virtually no system viability features such as memory protection, failure recovery, etc., the communication processor assumes the responsibility for providing these functions. The low cost of the commodity cluster instruction processors makes the system almost linearly scalable. Furthermore, having a fully scalable communication processor ensures a completely scalable system. The cluster/locking, caching, and mass storage accessing functions are fully integrated into a single hardware platform.
REFERENCES:
patent: 4754398 (1988-06-01), Pribnow
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5239644 (1993-08-01), Seki et al.
patent: 5673384 (1997-09-01), Hepner et al.
patent: 5758149 (1998-05-01), Bierma et al.
patent: 5809543 (1998-09-01), Byers et al.
patent: 5913227 (1999-06-01), Raz et al.
patent: 5940826 (1999-08-01), Heideman et al.
patent: 5949970 (1999-09-01), Sipple et al.
patent: 6014669 (2000-01-01), Slaughter et al.
patent: 6029190 (2000-02-01), Oliver
patent: 6161198 (2000-12-01), Hill et al.
patent: 6314501 (2001-11-01), Gulick et al.
patent: 6336171 (2002-01-01), Coskrey, IV
patent: 6449734 (2002-09-01), Shrivastava et al.
patent: 6490585 (2002-12-01), Hanson et al.
patent: 6510496 (2003-01-01), Tarui et al.
patent: 6523078 (2003-02-01), Desai
patent: 6591348 (2003-07-01), Deshpande et al.
patent: 6701330 (2004-03-01), Cooper et al.
patent: 2002/0199045 (2002-12-01), Browning et al.
patent: 2003/0023780 (2003-01-01), Husted et al.
Cooper Thomas P.
Crandall Carl R.
DeVries Thomas N.
Heideman Michael J.
Johnson Craig B.
Johnson Charles A.
Lee Christopher E.
Nawrocki, Rooney & Silvertson, P.A.
Perveen Rehana
Starr Mark T.
LandOfFree
Standard channel I/O processor (SCIOP) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Standard channel I/O processor (SCIOP), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Standard channel I/O processor (SCIOP) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3641018