Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-30
2008-09-23
Pert, Evan (Department: 2826)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07428720
ABSTRACT:
In a low power consumption mode in which prior data is retained upon power shutdown, the return speed thereof is increased. While use of an existent data retaining flip-flop may be considered, this is not preferred since it increases area overhead such as enlargement of the size of a cell. A power line for data retention for power shutdown is formed with wirings finer than a usual main power line. Preferably, power lines for a data retention circuit are considered as signal lines and wired by automatic placing and mounting. For this purpose, terminals for the power line for data retention are previously designed by providing the terminals therefor for the cell in the same manner as in the existent signal lines. Additional layout for power lines is no longer necessary for the cell, which enables a decrease in the area and design by an existent placing and routing tool.
REFERENCES:
patent: 5293005 (1994-03-01), Yamamura
patent: 6275083 (2001-08-01), Martinez et al.
patent: 6545525 (2003-04-01), Itoh et al.
patent: 6870412 (2005-03-01), Cho
patent: 6906952 (2005-06-01), Yoshida et al.
Yamada, T., et al. “A 133MHz 170Mw 10μA Standby Application Processor For 3G Cellular Phones,” 2002 IEEE International Solid-State Circuits Conference; ISSCC 2002/Session 22/Multimedia Signal Processing, pp. 370-371, 474-475, USA.
Mutoh, S., et al, “FA 10.4: A 1V Multi-Threshold Voltage CMOS DSP With An Efficient Power Management Technique For Mobile Phone Application,” ISSCC96/Session 10/Low-Power & Communication signal Processing; Feb. 1996, 3 pgs., USA.
Zyuban, V. and Kosonocky, Stephen V., “Low Power Integrated Scan-Retention Mechanism,” ISLPED '02, Aug. 12-14, 2002, Monterey, CA, USA. pp. 98-102.
Ito, Kiyoo, “Super LSI Memory,” first published Nov. 5, 1994., cover page, pp. 270-271, and 378. [in Japanese]. Japan.
Irie Naohiko
Kanno Yusuke
Mizuno Hiroyuki
Antonelli, Terry Stout & Kraus, LLP.
Pert Evan
Renesas Technology Corp.
LandOfFree
Standard cell for a CAD system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Standard cell for a CAD system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Standard cell for a CAD system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3983606