Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-05-05
1998-09-01
Hardy, David B.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257357, 257382, 257773, 257786, H01C 2941
Patent
active
058014217
ABSTRACT:
A method and apparatus for increasing the number of contacts provided between two conductive layers separated by an insulator in a semiconductor integrated circuit chip is disclosed. In a first row of contacts, each contact in the row is separated by a distance, L. A second row of contacts is formed parallel to the first row. Each contact in the second row is spaced a distance of L from other contacts in the row. However, the second row is staggered from the first row, such that each contact is halfway between adjacent contacts in the first row. Each contact in the second row is located a distance of L from the two closest contacts in the first row. Successive rows are formed in a similar staggered manner.
REFERENCES:
patent: 3868166 (1975-02-01), Ammon
patent: 4242720 (1980-12-01), Moore
patent: 4616406 (1986-10-01), Brown
patent: 4760554 (1988-07-01), Schreck et al.
patent: 5060037 (1991-10-01), Rountree
patent: 5066999 (1991-11-01), Caspser
patent: 5075753 (1991-12-01), Kozono
patent: 5153507 (1992-10-01), Fong et al.
patent: 5247197 (1993-09-01), Ema
patent: 5343366 (1994-08-01), Cipolla et al.
patent: 5449939 (1995-09-01), Horiguchi et al.
patent: 5451799 (1995-09-01), Kurimoto et al.
patent: 5508564 (1996-04-01), Lee et al.
Casper Stephen L.
Ma Manny K. F.
Sher Joseph C.
Hardy David B.
Micro)n Technology, Inc.
LandOfFree
Staggered contact placement on CMOS chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Staggered contact placement on CMOS chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Staggered contact placement on CMOS chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-272186