Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2005-07-22
2009-08-25
Parker, Kenneth A (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257SE33012
Reexamination Certificate
active
07579623
ABSTRACT:
A method of horizontally stacking transistors on a common semiconductor substrate is initiated by providing a single crystal, generally silicon, semiconductor substrate. A plurality of transistors are formed on the single crystal semiconductor substrate and encapsulated in an insulating layer, such as silicon dioxide. One or more openings are formed through the insulating layer between the plurality of transistors so as to expose a surface of the single crystal semiconductor substrate. A layer of single crystal rare earth insulator material is epitaxially grown on the exposed surface of the single crystal semiconductor substrate. A layer of single crystal semiconductor material, generally silicon, is epitaxially grown on the layer of single crystal rare earth insulator material. An intermixed transistor is formed on the layer of single crystal semiconductor material.
REFERENCES:
patent: 4479297 (1984-10-01), Mizutani et al.
patent: 4498226 (1985-02-01), Inoue et al.
patent: 4797723 (1989-01-01), Nishimura et al.
patent: 4902642 (1990-02-01), Mao et al.
patent: 4927779 (1990-05-01), Dhong et al.
patent: 6707088 (2004-03-01), Fishburn
patent: 2003/0089954 (2003-05-01), Sashida
patent: 2003/0183885 (2003-10-01), Nishikawa et al.
patent: 2003/0218223 (2003-11-01), Nishiyama et al.
patent: 2004/0012022 (2004-01-01), Wu
patent: 2004/0070312 (2004-04-01), Penunuri et al.
patent: 2004/0217404 (2004-11-01), Itokawa et al.
patent: 2006/0001111 (2006-01-01), Tsuchiya et al.
Atanackovic Petar B.
Lebby Michael
Goltry Michael W.
Ho Anthony
Parker Kenneth A
Parsons Robert A.
Parsons & Goltry
LandOfFree
Stacked transistors and process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked transistors and process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked transistors and process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4117751