Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing
Patent
1999-07-29
2000-07-25
Phan, Trong
Static information storage and retrieval
Read/write circuit
Flip-flop used for sensing
365207, 365208, G11C 700
Patent
active
060943939
ABSTRACT:
A stacked sense-amp cache memory system and method is provided. The stacked sense-amp cache memory system (10) may comprise a memory cell array (22) coupled to a cache system (30). The memory cell array (22) stores and retrieves a data signal. Recently retrieved data signals are stored in the cache system (30). A column select system (32) is coupled to the cache system (30). A logic subsystem (12) controls the column select system (32) such that the column select system (32) directs the data signal from the memory cell array (22) to a sense-amp system (34) or directs a stored data output signal from the cache system (30) to a switching system (36). The sense-amp system (34) senses and amplifies the data signal and produces an amplified data output signal. The switching system (36) is coupled to the sense-amp system (34) and the cache system (30) and operates to select between the amplified data output signal from the sense-amp system (34) and the stored data output signal from the cache system (30).
REFERENCES:
patent: 4825413 (1989-04-01), Tran
patent: 4862421 (1989-08-01), Tran
patent: 4939693 (1990-07-01), Tran
patent: 4961168 (1990-10-01), Tran
patent: 4984196 (1991-01-01), Tran et al.
patent: 4991141 (1991-02-01), Tran
patent: 5091879 (1992-02-01), Tran
patent: 5093806 (1992-03-01), Tran
patent: 5291444 (1994-03-01), Scott et al.
patent: 5550777 (1996-08-01), Tran
patent: 5638317 (1997-06-01), Tran
patent: 5724294 (1998-03-01), Khieu
patent: 6061534 (2000-01-01), Kumar et al.
S. Narita, K. Ishibashi, S .Tachibana, K. Norisue, Y. Shimazaki, J. Nishimoto, K. Uchiyama, T. Nakazawa, K. Hirose, I. Kudoh, R. Izawa, S. Matsui, S. Yoshioka, M. Yamamoto, I. Kawasaki, "A low-power single-chip microprocessor with multiple page-size MMU for nomadic computing," 1995 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60.
Hoel Carlton H.
Holland Robby T.
Phan Trong
Telecky Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Stacked sense-amp cache memory system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked sense-amp cache memory system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked sense-amp cache memory system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1341352