Stacked semiconductor module

Details Stacked semiconductor module Stacked semiconductor module

2006-07-24

2010-02-23

Clark, S. V (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257S777000

Reexamination Certificate

active

07667313

ABSTRACT:
A stacked semiconductor module is made by stacking a second semiconductor device having a second semiconductor chip mounted to the top surface of a second semiconductor substrate above the top surface of a first semiconductor device having a first semiconductor chip mounted to a first semiconductor substrate. The top surface of the first semiconductor substrate is provided with a first connection terminal and the bottom surface of the first semiconductor substrate is provided with an external connection terminal. A region of the bottom surface of the second semiconductor substrate lying opposite to the second semiconductor chip is provided with a second connection terminal. A conductive connecting member connects the first connection terminal to the second connection terminal.

REFERENCES:
patent: 6025648 (2000-02-01), Takahashi et al.
patent: 7180165 (2007-02-01), Ellsberry et al.
patent: 7184276 (2007-02-01), Hashimoto
patent: 7265442 (2007-09-01), Henttonen
patent: 7332800 (2008-02-01), Kikuchi et al.
patent: 7345561 (2008-03-01), Meyer et al.
patent: 7365416 (2008-04-01), Kawabata et al.
patent: 7408255 (2008-08-01), Corisis et al.
patent: 2001/0028114 (2001-10-01), Hosomi
patent: 2002/0163075 (2002-11-01), Ho et al.
patent: 2004/0222508 (2004-11-01), Aoyagi
patent: 2005/0006784 (2005-01-01), Nakayama
patent: 2005/0110166 (2005-05-01), Aoyagi
patent: 2005/0146049 (2005-07-01), Kripesh et al.
patent: 2006/0175696 (2006-08-01), Kim
patent: 1532930 (2004-09-01), None
patent: 09-289264 (1997-11-01), None
patent: 2001-319995 (2001-11-01), None
patent: 2004-281633 (2004-10-01), None
patent: 2004-281919 (2004-10-01), None
patent: 2004-281921 (2004-10-01), None
patent: 2004-363126 (2004-12-01), None
patent: 2004-363351 (2004-12-01), None
patent: 2006-005053 (2006-01-01), None
Chinese Office Action, with English translation, issued in Chinese Patent Application No. CN 200610108604.3, mailed Jan. 9, 2009.
Japanese Notice of Reasons for Rejection, w/ English translation thereof, issued in Japanese Patent Application No. JP 2005-313186 dated Nov. 17, 2009.

Affiliated with

Also associated with

Rating

Stacked semiconductor module does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked semiconductor module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked semiconductor module will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4230207