Stacked package integrated circuit

Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S685000, C257S777000, C257SE25006, C257SE25013, C257SE25027, C257SE23085, C438S109000

Reexamination Certificate

active

11086982

ABSTRACT:
The invention relates to an integrated circuit, electronic device, and method for assembling an integrated circuit package with at least one bottom module with a stacked die package comprising at least two dies within one single mold cap. To allow chip area reduction, the invention provides at least one memory module stacked on top of the bottom module using a ball grid array.

REFERENCES:
patent: 6982488 (2006-01-01), Shin et al.
patent: 2004/0113253 (2004-06-01), Karnezos
patent: 2005/0121764 (2005-06-01), Mallik et al.
patent: 2006/0035409 (2006-02-01), Suh et al.
patent: 2006/0108676 (2006-05-01), Punzalan et al.
patent: 2006/0175696 (2006-08-01), Kim

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stacked package integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked package integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked package integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3783021

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.