Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2002-01-15
2003-04-29
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
Reexamination Certificate
active
06555478
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to local interconnect structures included in integrated circuit semiconductor devices. Specifically, the present invention relates to a method of forming stacked local interconnects as well as a method of using local interconnect structures to protect underlying device features from shooting during fabrication of an integrated circuit semiconductor device.
2. State of the Art
Higher performance and decreased size of integrated circuit (“IC”) semiconductor devices are constant goals of the semiconductor industry. Both goals are generally achieved by decreasing feature dimensions while increasing the density with which the electrical components that form the semiconductor devices are packaged. As is well known, state of the art semiconductor devices, such as static random-access memory (SRAM) devices and logic circuits, include device features well below 0.25 &mgr;m in size and make use of multiple metallization levels as well as local interconnects in order to achieve desired packaging densities.
Local interconnects are often used to electrically connect localized electrical features, such as transistors or other circuit components, formed at a given level within a semiconductor device. Use of local interconnects greatly reduces the area necessary to form a given number of electrical features within a semiconductor device, thereby reducing the total size of the semiconductor device itself. However, as is also well known, it is often desirable to electrically connect two or more electrical features which are isolated within a given level of a multilevel semiconductor device. As used herein, the term “isolated” identifies electrical features which are remotely located within a single level, separated by one or more unrelated electrical features included in the same level, or both remotely located and separated by one or more unrelated electrical features. In order to electrically connect such isolated electrical features, multilevel interconnect structures, which include one or more metallization layers formed at higher levels within a semiconductor device, and the isolated electrical features are electrically connected via a multilevel interconnect structure by extending contact plugs up from the isolated features to the metallization layers included in the multilevel interconnect structure. Because they extend up into higher levels within multilevel semiconductor devices, multilevel interconnect structures allow connection of isolated electronic features using complex interconnect structures without shooting to any unrelated electrical features that may exist between the isolated features being electrically connected.
Electrically connecting isolated electrical features using multilevel interconnects, however, has significant disadvantages. For example, forming multilevel interconnects at higher elevations within a semiconductor device complicates the design of higher levels occupied by the multilevel interconnect structures, thereby reducing design flexibility at the higher levels and, ultimately, increasing the size of the finally formed semiconductor device. Moreover, the methods used to fabricate multilevel interconnects are relatively complicated and generally require the use of enlarged contact pads in order to compensate for fabrication errors, which may occur during the masking or etching steps used to form the contact plugs necessary to electrically connect the isolated electrical features via the multilevel interconnect.
Therefore, a method of electrically connecting isolated electrical features included within the same level of a multilevel semiconductor device, which does not require the formation of multilevel interconnect structures but which protects any intervening, unrelated semiconductor device features, would be advantageous. Such a method would minimize the intrusion of multilevel interconnect structures into higher levels within a multilevel semiconductor device, which, in turn, would increase the area available within such higher layers for fabrication of further electrical features and greatly enhance the design flexibility of state of the art semiconductor devices.
BRIEF SUMMARY OF THE INVENTION
The present invention addresses the foregoing needs by providing a method of forming stacked local interconnects which electrically connect isolated electrical features included within a single level of a multilevel semiconductor device without occupying space at higher levels within the multilevel semiconductor device. In a first embodiment, the method of the present invention provides a stacked local interconnect which electrically connects a first group of interconnected electrical features with one or more additional isolated groups of interconnected electrical features or one or more isolated individual electrical features. In a second embodiment, the method of the present invention provides a stacked local interconnect which electrically connects an individual electrical feature to one or more additional isolated electrical features. Significantly, in each of its embodiments, the method of the present invention does not require formation of contact plugs and, therefore, obviates the disadvantages associated with contact plug formation. Moreover, portions of the stacked local interconnect structures formed in each embodiment of the method of the present invention not only serve to electrically connect isolated device features but also serve to protect underlying, unrelated semiconductor device features from damage during subsequent etch steps. Therefore, the present invention also includes a method for protecting semiconductor device features from damage due to inadvertent etching of such features.
Other features and advantages of the present invention will become apparent to those of skill in the art through a consideration of the ensuing description, the accompanying drawings, and the appended claims.
REFERENCES:
patent: 3904454 (1975-09-01), Magdo et al.
patent: 4543707 (1985-10-01), Ito et al.
patent: 4789648 (1988-12-01), Chow et al.
patent: 4808552 (1989-02-01), Anderson
patent: 5013680 (1991-05-01), Lowrey et al.
patent: 5030585 (1991-07-01), Gonzalez et al.
patent: 5049517 (1991-09-01), Liu et al.
patent: 5061650 (1991-10-01), Dennison et al.
patent: 5061651 (1991-10-01), Ino
patent: 5068199 (1991-11-01), Sandhu
patent: 5077238 (1991-12-01), Fujii et al.
patent: 5082797 (1992-01-01), Chan et al.
patent: 5091339 (1992-02-01), Carey
patent: 5110752 (1992-05-01), Lu
patent: 5134085 (1992-07-01), Gilgen et al.
patent: 5135881 (1992-08-01), Saeki
patent: 5138411 (1992-08-01), Sandhu
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5162248 (1992-11-01), Dennison et al.
patent: 5164337 (1992-11-01), Ogawa et al.
patent: 5168073 (1992-12-01), Gonzalez et al.
patent: 5170233 (1992-12-01), Liu et al.
patent: 5185282 (1993-02-01), Lee et al.
patent: 5206787 (1993-04-01), Fujioka
patent: 5227651 (1993-07-01), Kim et al.
patent: 5229314 (1993-07-01), Okudaira et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5240871 (1993-08-01), Doan et al.
patent: 5244837 (1993-09-01), Dennison
patent: 5270241 (1993-12-01), Dennison et al.
patent: 5292677 (1994-03-01), Dennison
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5340763 (1994-08-01), Dennison
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5354705 (1994-10-01), Mathews et al.
patent: 5354711 (1994-10-01), Heitzmann et al.
patent: 5362666 (1994-11-01), Dennison
patent: 5436183 (1995-07-01), Davis et al.
patent: 5447878 (1995-09-01), Park et al.
patent: 5457063 (1995-10-01), Park
patent: 5459094 (1995-10-01), Jun
patent: 5478772 (1995-12-01), Fazan
patent: 5491356 (1996-02-01), Dennison et al.
patent: 5494841 (1996-02-01), Dennison et al.
patent: 5508223 (1996-04-01), Tseng
patent: 5518948 (1996-05-01), Walker
patent: 5519238 (1996-05-01), Lu
patent: 5563762 (1996-10-01), Leung et al.
patent: 5597756 (1997-01-01), Fazan et al.
patent: 5612254 (1997-03-01), Mu et al.
patent: 5623243 (1997-04-01), Watanabe
Le Thao P.
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Stacked local interconnect structure and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked local interconnect structure and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked local interconnect structure and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3103505