Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2007-10-09
2007-10-09
Tran, Long K. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S685000, C257SE23085, C257SE25006, C257SE25013, C438S014000, C438S015000, C438S109000
Reexamination Certificate
active
11164160
ABSTRACT:
A stacked die package system including forming a bottom package including a bottom substrate and a bottom die mounted and electrically connected under the bottom substrate and forming a top package including a top substrate and a top die mounted and electrically connected over the top substrate. Mounting the top package by the top substrate over the bottom substrate and electrically connecting the bottom and top substrates. Mounting system electrical connectors under the bottom substrate adjacent the bottom die.
REFERENCES:
patent: 4859632 (1989-08-01), Lumbard
patent: 6835598 (2004-12-01), Baek et al.
patent: 6906416 (2005-06-01), Karnezos
patent: 6933598 (2005-08-01), Karnezos
patent: 2003/0183930 (2003-10-01), Fukasawa
patent: 2004/0065963 (2004-04-01), Karnezos
Ha Jong-Woo
Jung Taebok
Kim Hyun Uk
Lee Myung Kil
Ishimaru Mikio
Stats Chippac Ltd.
Tran Long K.
LandOfFree
Stacked die package system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked die package system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked die package system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3883694