Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2007-08-02
2010-02-16
Clark, Jasmine J (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S666000, C257S670000, C257S686000, C257S723000, C257SE25005, C257SE25006, C257SE25021, C257SE25027, C257SE23085
Reexamination Certificate
active
07663246
ABSTRACT:
A stacked package structure with leadframe having bus bar, comprising: a leadframe composed of a plurality of inner leads arranged in rows facing each other, a plurality of outer leads, and a die pad, in which the die pad is provided between the inner leads and is vertically distant from the inner leads; a bus bar being provided between the inner leads and the die pad; an offset chip-stacked structure stacked by a plurality of chips, the offset chip-stacked structure being fixedly connected to a first surface of the die pad and electrically connected to the inner leads; and an encapsulant covering the offset chip-stacked structure, the inner leads, the first surface of die pad, and the upper surface of bus bar, the second surface of die pad and the lower surface of bus bar being exposed and the outer leads extending out of the encapsulant.
REFERENCES:
patent: 5373189 (1994-12-01), Massit et al.
patent: 5473196 (1995-12-01), De Givry
patent: 5998864 (1999-12-01), Khandros et al.
patent: 6133626 (2000-10-01), Hawke et al.
patent: 6261865 (2001-07-01), Akram
patent: 6353265 (2002-03-01), Michii
patent: 6376904 (2002-04-01), Haba et al.
patent: 6461897 (2002-10-01), Lin et al.
patent: 6514794 (2003-02-01), Haba et al.
patent: 6605875 (2003-08-01), Eskildsen
patent: 6621155 (2003-09-01), Perino et al.
patent: 6650008 (2003-11-01), Tsai et al.
patent: 6759307 (2004-07-01), Yang
patent: 6843421 (2005-01-01), Chhor et al.
patent: 6900528 (2005-05-01), Mess et al.
patent: 6949835 (2005-09-01), Konishi et al.
patent: 7015586 (2006-03-01), Chien
patent: 7095104 (2006-08-01), Blackshear
patent: 7145247 (2006-12-01), Kawano et al.
Chen Yu-Ren
Lin Hung Tsun
Shen Geng-Shin
Chipmos Technologies (Bermuda) Ltd.
Chipmos Technologies Inc.
Chow Ming
Clark Jasmine J
Sinorica LLC
LandOfFree
Stacked chip packaging with heat sink structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked chip packaging with heat sink structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked chip packaging with heat sink structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4150402