Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Protection at a particular protocol layer
Reexamination Certificate
2005-05-17
2005-05-17
Moise, Emmanuel L. (Department: 2136)
Electrical computers and digital processing systems: support
Multiple computer communication using cryptography
Protection at a particular protocol layer
C711S152000, C711S163000, C711S170000
Reexamination Certificate
active
06895508
ABSTRACT:
A method and system for memory page protection wherein new stack memory load/store instructions are defined for memory management. A corresponding operating system and compiler utilize these new stack memory load/store instructions. Whenever it is desired to have a block of memory used as a stack memory, the stack memory load/store instructions are used. A stack memory attribute is stored in a page table associated with the block of memory. Memory blocks having a stack memory attribute may be read and written into using only stack memory load/store instructions. If a normal load/store is attempted to a memory block having a stack memory attribute a error condition is indicated. Likewise a stack memory load/store to a block of memory not have a stack memory attribute will cause a error condition. Stack memory load/stores meant for one type of stack memory (e.g., program stack attribute) will also cause a fault if the stack load/store is attempted to another type of stack memory (e.g., processor stack). Stack memory (processor stacks), transparent to a programmer writing code for a processor employing stack memory attributes, would have a processor stack attributes assigned by the processor or CPU. Using this method and system, stack memory may be assigned anywhere in memory without creating wasted protected pages or having data corrupted by stack memory overruns or under runs. The operating system no longer needs to allocate specific space in memory as stack memory and likewise does not have to estimate how much memory will be needed for program stacks and processor stacks (e.g.IA64 register stacks).
REFERENCES:
patent: 4701846 (1987-10-01), Ikeda et al.
patent: 5408650 (1995-04-01), Arsenault
patent: 5513337 (1996-04-01), Gillespie et al.
patent: 5596739 (1997-01-01), Kane et al.
patent: 5657475 (1997-08-01), Gillespie et al.
patent: 5684948 (1997-11-01), Johnson et al.
patent: 5835958 (1998-11-01), Long et al.
patent: 5920690 (1999-07-01), Moyer et al.
patent: 6170059 (2001-01-01), Pruett et al.
patent: 6175916 (2001-01-01), Ginsberg et al.
patent: 6609247 (2003-08-01), Dua et al.
Swanberg Randal Craig
Williams Michael Stephen
Frankeny Richard E.
Moise Emmanuel L.
Parthasarathy Pramila
Roberts-Gerhardt Diana L.
LandOfFree
Stack memory protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stack memory protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stack memory protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3446397