Semiconductor device manufacturing: process – With measuring or testing – Electrical characteristic sensed
Reexamination Certificate
2006-05-30
2006-05-30
Novacek, Christy (Department: 2822)
Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
C438S612000, C438S678000, C257S048000, C257S741000, C257S766000
Reexamination Certificate
active
07052922
ABSTRACT:
A method and apparatus for plating facilitates the plating of a small contact feature of a wafer die while providing a relatively stable plating bath. The method utilizes a supplemental plating structure that is larger than a die contact that is to be plated. The supplemental plating structure may be located on the wafer, and is conductively connected to the die contact. Conductive connection between the die contact and the supplemental plating structure facilitates the plating of the die contact. The supplemental plating structure also can be used to probe test the die prior to singulation.
REFERENCES:
patent: 5994915 (1999-11-01), Farnworth et al.
patent: 6362089 (2002-03-01), Molla et al.
patent: 6709980 (2004-03-01), Gleason
patent: 6764879 (2004-07-01), Nagao et al.
patent: 6774039 (2004-08-01), Drewery
patent: 6841476 (2005-01-01), Nakamura
patent: 6953951 (2005-10-01), Yamazaki et al.
Dickstein Shapiro Morin & Oshinksy LLP
Micro)n Technology, Inc.
Novacek Christy
LandOfFree
Stable electroless fine pitch interconnect plating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stable electroless fine pitch interconnect plating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stable electroless fine pitch interconnect plating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583880