Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1997-09-30
1999-04-27
Nelms, David
Static information storage and retrieval
Systems using particular element
Flip-flop
365156, 365 63, 365205, 36518911, G11C 1100
Patent
active
058986111
ABSTRACT:
A semiconductor memory device comprises full-CMOS type memory cell which device can shorten read time and write time of storage information. The memory cell thereof comprises one pair of load transistors, one pair of driving transistors, and one pair of transferring transistors which pair of transistors constitute a flip-flop circuit respectively. In the memory cell, a first pair-of-bit-lines is connected to source/drain side of the pair of transferring transistors, while a second pair-of-bit-lines is connected to source side of the pair of driving transistors. At the read time, signal from the four bit lines is inputted to a sense amplifier, while at the write time, a complementary signal based on write information is applied to both of the first pair-of-bit-lines and the second pair-of-bit-lines from a write buffer.
REFERENCES:
patent: 4839862 (1989-06-01), Shiba et al.
patent: 4862421 (1989-08-01), Tran
patent: 4932002 (1990-06-01), Houston
patent: 5099452 (1992-03-01), Yamakoshi et al.
patent: 5327377 (1994-07-01), Kawashima
patent: 5457647 (1995-10-01), McClure
patent: 5682343 (1997-10-01), Tomishima et al.
IEEE International Solid-State Circuits Conference Digest of Technical Papers, 1995, pp.84-85.
NEC Corporation
Nelms David
Nguyen Tuan T.
LandOfFree
SRAM with high speed read/write operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SRAM with high speed read/write operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM with high speed read/write operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-689681